Memory Silicon Validation Engineer - Lead Test Analysis

Broadcom

Mendota Heights (MN)

On-site

USD 110,000 - 176,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Discretionary annual bonus
Equity grant and annual equity awards
401(k) with company match
Employee stock purchase program (ESPP)
Medical, dental and vision plans
Paid holidays, sick leave and vacation

Job summary

Broadcom is seeking an energetic electrical engineer to validate memory compilers and lead memory test development on the latest finfet nodes. You will handle test hardware, data acquisition and software for memory validation across high-performance and low-power memories used in AI, networking and mobile chips.

The role requires hands-on work with Python and C++, plus scripting in Perl or TCL, and collaboration with cross-functional teams through all silicon validation phases.

Qualifications

  • Experience in CMOS memory or datapath circuit design is required.
  • Strong Linux and shell scripting skills.
  • Knowledge of memory architectures including SRAMs, ROM.
  • Experience with silicon testing and debug.
  • Familiarity with memory failure analysis and statistical methods.

Responsibilities

  • Lead development and definition of memory parametric test structures.
  • Work with product teams to define memory content on product test chips; drive consistency in memory test methods.
  • Develop and configure lab and test equipment for computer controlled data acquisition.
  • Create, modify and debug memory test software using Python programming language.
  • Conduct memory testing, collect and organize data, and perform data analysis.
  • Document test procedures and summarize results to memory design team.

Skills

Memory architectures
Python
C++
Perl
TCL

Education

Bachelor's Degree in Electrical Engineering
Master's Degree in Electrical Engineering

Tools

Python
C++
Perl
Tcl

Job description

Broadcom is seeking an energetic electrical engineer to validate memory compilers and lead memory test development on the latest finfet nodes. You will handle test hardware, data acquisition and software for memory validation across high-performance and low-power memories used in AI, networking and mobile chips.

The role requires hands-on work with Python and C++, plus scripting in Perl or TCL, and collaboration with cross-functional teams through all silicon validation phases.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Silicon Validation Engineer: Test & Failure Analysis
Memory Silicon Validation Engineer: Test & Failure Analysis

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Medical, dental and vision plans
401(k) with company match
Employee stock purchase program (ESPP)
Memory Silicon Validation Engineer: Parametric Testing Lead
Memory Silicon Validation Engineer: Parametric Testing Lead

Socket.dev • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Medical, dental & vision
401K with match
ESPP
+6
Memory Silicon Validation Engineer
Memory Silicon Validation Engineer

Broadcom • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant and annual equity awards
401(k) with company match
+3
Memory Silicon Validation Engineer
Memory Silicon Validation Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Medical, dental and vision plans
401(k) with company match
Employee stock purchase program (ESPP)
Memory Silicon Validation Engineer
Memory Silicon Validation Engineer

Socket.dev • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Medical, dental & vision
401K with match
ESPP
+6
Senior Memory Circuit Design Engineer
Senior Memory Circuit Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 105,000 - 176,000
Medical, dental and vision plans
401(k) with company matching
ESPP
+1
Memory Test Software Engineer – Embedded & Hardware
Memory Test Software Engineer – Embedded & Hardware

Teradyne • San Jose (CA), Northern (KY)

Hybrid
USD 143,000 - 228,000
Health benefits
Bonus eligibility
Lead Memory-Centric SoC Physical Design Engineer
Lead Memory-Centric SoC Physical Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Onsite Café and gym
Flexible work environment
Comprehensive benefits
Senior Silicon Validation Engineer, Cores & Caches
Senior Silicon Validation Engineer, Cores & Caches

AMD • Fort Collins (CO)

On-site
USD 120,000 - 180,000
Memory Validation Engineer
Memory Validation Engineer

TPI Global Solutions • Austin (TX)

On-site
USD 70,000 - 90,000