Mask Design Engineer: Advanced Interconnect & Wafer Layout

Micross Logo

Durham (NC)

On-site

USD 90,000 - 120,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical
HSA/FSA plans
Dental
Vision
Life Insurance
Employee Assistance Program
401k with employer match
Paid leave
Vacation
Holidays
Tuition assistance
529 College Savings
Pet insurance
Legal insurance
Well-being programs

Job summary

Micross AIT is seeking a Circuit and Mask Design Engineer to layout and procure lithography masks for post-CMOS wafer processing, including TSV and copper RDL interconnects. You will generate die and wafer layouts, order masks, and review vendor data while learning Micross AIT’s process biases in a microfabrication facility.

You will interact with Program Managers, Engineering, and external customers to ensure design support and satisfaction, with duties spanning mask design, vendor

Qualifications

  • 3+ years of mask layout and design experience
  • Good understanding of IC design and device performance (electrical)
  • Due to export controls, US citizen or permanent resident required
  • Wafer processing in a cleanroom is a plus
  • Familiar with wafer process biases and mask design implications

Responsibilities

  • Create die-level and wafer-level layouts for 100–300mm wafers using L-Edit
  • Become familiar with Micross AIT wafer process biases
  • Assist with interconnect development for advanced packaging projects
  • Support operation of semiconductor processing equipment
  • Drive yield improvement through design

Skills

Mask layout
IC design understanding
Verbal communication
Written communication
Lab skills
Independent work
Mask layout software

Education

BS in Electrical Engineering
Associate in Electrical Engineering

Tools

L-Edit
Mask layout software
Microsoft Word
Microsoft Excel
Microsoft PowerPoint

Job description

Micross AIT is seeking a Circuit and Mask Design Engineer to layout and procure lithography masks for post-CMOS wafer processing, including TSV and copper RDL interconnects. You will generate die and wafer layouts, order masks, and review vendor data while learning Micross AIT’s process biases in a microfabrication facility.

You will interact with Program Managers, Engineering, and external customers to ensure design support and satisfaction, with duties spanning mask design, vendor

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Circuit and Mask Design Engineer
Circuit and Mask Design Engineer

Micross Logo • Durham (NC)

On-site
USD 90,000 - 120,000
Medical
HSA/FSA plans
Dental
+12
IC Layout & Mask Design Engineer - Impact & Precision
IC Layout & Mask Design Engineer - Impact & Precision

Micron Technology, Inc. • Boise (ID)

On-site
USD 110,000 - 170,000
Medical, dental and vision plans
Paid time-off
Paid holidays
Memory IC Layout & Mask Design Engineer
Memory IC Layout & Mask Design Engineer

Micron Technology, Inc. • Boise (ID)

Hybrid
USD 110,000 - 150,000
Medical, dental, and vision plans
Paid time-off and holidays
Memory IC Layout & Mask Design Engineer
Memory IC Layout & Mask Design Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 190,000
Medical, dental and vision plans
Paid time-off and holidays
Income protection and family leave
Senior Mask & Layout Design Engineer — Submicron CMOS
Senior Mask & Layout Design Engineer — Submicron CMOS

NVIDIA • Oregon

On-site
USD 108,000 - 184,000
Equity
Benefits
Senior Mask Design Engineer – Silicon Interposer Layout
Senior Mask Design Engineer – Silicon Interposer Layout

NVIDIA • Oregon (WI)

On-site
USD 136,000 - 259,000
Layout/Mask Design Engineer
Layout/Mask Design Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 110,000 - 170,000
Medical, dental and vision plans
Paid time-off
Paid holidays
Senior Mask Design Engineer — Interposer Layout & Cadence Pro
Senior Mask Design Engineer — Interposer Layout & Cadence Pro

NVIDIA • Colorado

On-site
USD 136,000 - 259,000
Equity
Staff Engineer, Advanced Packaging & Design Enablement
Staff Engineer, Advanced Packaging & Design Enablement

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental, and vision plans
Paid time off
Paid holidays
Senior Mask & Layout Engineer – Interposer Cadence
Senior Mask & Layout Engineer – Interposer Cadence

NVIDIA • Santa Clara (CA)

Hybrid
USD 108,000 - 184,000
Equity
Benefits