Lead Verification Architect — AI-Driven EDA

Synopsys Inc

United States

On-site

USD 150,000 - 210,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys Inc. is seeking a seasoned verification professional to accelerate AI-enabled verification across customer engagements. You will work with VCS, Verdi, and verification IP to optimize flows and drive tapeout success.

You will lead technical discussions, run PoCs, and translate customer needs into production-ready features, collaborating with R&D and product teams to shape the AI-enabled EDA roadmap.

Qualifications

  • Bachelor's degree in CS/EE or CE with 7+ years of verification experience.
  • Fluency in SystemVerilog, Verilog, VHDL or SystemC for design verification.
  • Front-end verification including RTL and testbench coding, simulation debug, and coverage.
  • Working knowledge of UVM in production environments, not just theory.
  • Proficiency in UNIX/Linux and scripting (shell, Python, Perl) to automate workflows.
  • Experience with low power design/verification and Verdi debugging is a plus.
  • Strong technical communication to explain concepts and ROI to stakeholders.

Responsibilities

  • Analyze customer verification environments; identify bottlenecks and deployment strategies for Synopsys Verification Platform tools.
  • Deliver technical demos and PoC projects showing Generative AI agents accelerating workflows.
  • Conduct benchmarking studies; present findings and actionable recommendations to teams.
  • Translate customer pain points into requirements for AI-enabled EDA capabilities with R&D and product management.
  • Lead technical discussions and training on UVM, low power verification, and Verdi.
  • Build deep technical relationships with customers; act as trusted advisor to resolve tapeout blockers.
  • Debug testbenches, simulations and scripts to prove tool capabilities in production flows.

Skills

SystemVerilog
Verilog
VHDL
SystemC
UVM
Python
Unix/Linux
Technical communication

Education

Bachelor's degree in Computer Science or Electrical/Computer Engineering

Tools

VCS
Verdi
VIP

Job description

Synopsys Inc. is seeking a seasoned verification professional to accelerate AI-enabled verification across customer engagements. You will work with VCS, Verdi, and verification IP to optimize flows and drive tapeout success.

You will lead technical discussions, run PoCs, and translate customer needs into production-ready features, collaborating with R&D and product teams to shape the AI-enabled EDA roadmap.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Verification Architect — AI-Enabled Solutions
Senior Verification Architect — AI-Enabled Solutions

Synopsys, Inc. • United States

Remote
USD 140,000 - 210,000
Senior Verification Engineer - AI-Driven Enablement
Senior Verification Engineer - AI-Driven Enablement

Synopsys • Mountain View (CA)

On-site
USD 140,000 - 210,000
Performance bonus
Equity
Health benefits
+1
Principal Application Engineer - Verification
Principal Application Engineer - Verification

Synopsys, Inc. • United States

Remote
USD 140,000 - 210,000
Principal Application Engineer - Verification
Principal Application Engineer - Verification

Synopsys Inc • United States

On-site
USD 150,000 - 210,000
Lead Architect, ASIC Digital Design & Verification
Lead Architect, ASIC Digital Design & Verification

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 240,000
Competitive compensation
Health and wellness programs
Retirement benefits
+1
Staff Engineer - Microarchitectural Validation & DV Strategy
Staff Engineer - Microarchitectural Validation & DV Strategy

Kindredventures • Palo Alto (CA)

On-site
USD 180,000 - 240,000
Competitive salary
Meaningful equity stake
Autonomy and visible impact
Senior AI-Driven Verification Engineer for Chip Tapeouts
Senior AI-Driven Verification Engineer for Chip Tapeouts

Voltai • Palo Alto (CA)

On-site
USD 150,000 - 210,000
Staff Engineer, Microarchitectural Validation & DV Strategy
Staff Engineer, Microarchitectural Validation & DV Strategy

Architect Labs • Palo Alto (CA)

On-site
USD 180,000 - 240,000
Equity stake
Competitive salary
Autonomy in startup
Chip Design and Verification Methodology Engineer
Chip Design and Verification Methodology Engineer

TenX Semi • San Francisco (CA)

On-site
USD 150,000 - 190,000
Senior Applications Engineer, Physical Verification & AI
Senior Applications Engineer, Physical Verification & AI

Synopsys Inc • Sunnyvale (CA)

On-site
USD 150,000 - 210,000