Senior Verification Engineer - AI-Driven Enablement

Synopsys

Mountain View (CA)

On-site

USD 140,000 - 210,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Performance bonus
Equity
Health benefits
Retirement plan

Job summary

Synopsys is seeking a results-driven Verification Field Applications Engineer in Mountain View, CA. You will analyze customer verification environments, demonstrate Gen AI-enabled verification strategies, and translate pain points into actionable requirements.

You will build trust with engineers and management, deliver proofs-of-concept, and help customers tape out chips on schedule. This role emphasizes hands-on debugging and customer collaboration.

Qualifications

  • Bachelor's degree in Computer Science, Electrical Engineering, or Computer Engineering.
  • 7+ years of hands-on functional verification experience.
  • Fluency in SystemVerilog, Verilog, VHDL, or SystemC.
  • Front-end verification work including RTL and testbench coding, simulation debug, and coverage analysis.
  • Working knowledge of UVM in production environments.
  • Proficiency in UNIX/Linux and scripting (shell, Perl, Python).
  • Experience with low power verification techniques; hands-on debug using Verdi is a strong plus.

Responsibilities

  • Analyze customer verification environments and methodologies, identify bottlenecks, and recommend deployment strategies for Synopsys Verification Platform tools including VCS, Verdi, and VIP.
  • Deliver technical demonstrations and PoC projects showing Generative AI agents accelerating chip development workflows.
  • Conduct benchmarking studies of customer flows against best practices and present findings to engineering teams and management.
  • Translate customer pain points and feature requests into requirements for next-generation AI-enabled EDA capabilities.
  • Lead technical discussions and training sessions on UVM methodologies, low power verification, and Verdi-based debugging.
  • Build and maintain deep technical relationships with customers and assist them in resolving tapeout blockers.
  • Debug customer testbenches, simulation environments, and scripts to prove tool capabilities in production flows.

Skills

SystemVerilog
UVM
RTL design
Testbenches
Scripting: Python/Perl
Verdi
Technical communication
Customer engagement

Education

Bachelor's degree in CS/EE

Tools

VCS
Verdi
Verification IP
Shell

Job description

Synopsys is seeking a results-driven Verification Field Applications Engineer in Mountain View, CA. You will analyze customer verification environments, demonstrate Gen AI-enabled verification strategies, and translate pain points into actionable requirements.

You will build trust with engineers and management, deliver proofs-of-concept, and help customers tape out chips on schedule. This role emphasizes hands-on debugging and customer collaboration.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Verification Architect — AI-Enabled Solutions
Senior Verification Architect — AI-Enabled Solutions

Synopsys, Inc. • United States

Remote
USD 140,000 - 210,000
AI-Driven Functional Verification Engineer (Pre‑Silicon)
AI-Driven Functional Verification Engineer (Pre‑Silicon)

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
AI-Driven Silicon Verification Engineer
AI-Driven Silicon Verification Engineer

AMD • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior Applications Engineer, Physical Verification & AI
Senior Applications Engineer, Physical Verification & AI

Synopsys Inc • Sunnyvale (CA)

On-site
USD 150,000 - 210,000
Agentic AI Verification Engineer – Pre-Silicon
Agentic AI Verification Engineer – Pre-Silicon

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+2
Senior Design Verification Engineer — AI-Driven Chip
Senior Design Verification Engineer — AI-Driven Chip

Cognichip • Redwood City (CA)

Hybrid
USD 140,000 - 210,000
Chip Design and Verification Methodology Engineer
Chip Design and Verification Methodology Engineer

TenX Semi • San Francisco (CA)

On-site
USD 150,000 - 190,000
Senior Verification Engineer - Remote & SoC AI-Driven
Senior Verification Engineer - Remote & SoC AI-Driven

Protingent • Hutto (TX)

Remote
USD 239,000 - 281,000
Insurance plan options (HDHP/POS)
Education/certification reimbursement
Pre-tax commuter benefits
+2
Senior Design Verification Engineer — AI Silicon, Equity
Senior Design Verification Engineer — AI Silicon, Equity

Cerebras • Sunnyvale (CA)

Hybrid
USD 250,000 - 300,000
Senior AI-Driven Verification Engineer for Chip Tapeouts
Senior AI-Driven Verification Engineer for Chip Tapeouts

Voltai • Palo Alto (CA)

On-site
USD 150,000 - 210,000