Lead Architect, ASIC Digital Design & Verification

Synopsys Inc

Austin (TX)

On-site

USD 180,000 - 240,000

Full time

3 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive compensation
Health and wellness programs
Retirement benefits
Professional development opportunities

Job summary

Synopsys Inc. seeks a seasoned engineering leader to guide digital design and pre-silicon verification teams responsible for high-performance Interface IP solutions powering AI accelerators, data centers, networking platforms, and advanced semiconductor systems worldwide.

You will own execution from architecture through silicon validation, drive design and verification excellence, and mentor future leaders while collaborating across architecture, physical design, firmware, and applications

Qualifications

  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • 12+ years of related experience in ASIC design and verification.
  • Strong expertise in RTL design, SystemVerilog, UVM, and modern EDA development environments.
  • Experience delivering high-performance Interface IP products from concept through production.
  • Proven success building teams, driving execution, and making sound technical decisions in complex environments.

Responsibilities

  • Lead and grow digital design and pre-silicon verification teams focused on Interface IP technologies such as PCIe, CXL, DDR, and Ethernet.
  • Own execution, resource planning, and delivery from architecture through silicon validation and customer deployment.
  • Drive design and verification excellence through robust methodologies, quality standards, and coverage closure.
  • Partner across architecture, analog, physical design, firmware, and applications engineering to ensure successful product releases.
  • Develop technical talent, build leadership capability, and foster a culture of innovation and accountability.

Skills

RTL design
SystemVerilog
UVM
EDA development environments
ASIC design and verification

Education

BS/MS in Electrical Engineering or Computer Engineering

Job description

Synopsys Inc. seeks a seasoned engineering leader to guide digital design and pre-silicon verification teams responsible for high-performance Interface IP solutions powering AI accelerators, data centers, networking platforms, and advanced semiconductor systems worldwide.

You will own execution from architecture through silicon validation, drive design and verification excellence, and mentor future leaders while collaborating across architecture, physical design, firmware, and applications

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Director, ASIC Digital Design & Verification Leader
Director, ASIC Digital Design & Verification Leader

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Director ASIC Digital Design
Director ASIC Digital Design

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Senior ASIC Digital Design & Verification Lead
Senior ASIC Digital Design & Verification Lead

Synopsys, Inc. • Austin (TX)

On-site
USD 160,000 - 230,000
Senior ASIC Digital Design & Verification Lead
Senior ASIC Digital Design & Verification Lead

Synopsys Inc • Austin (TX)

On-site
USD 150,000 - 210,000
Health benefits
Professional development
Director ASIC Digital Design
Director ASIC Digital Design

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 240,000
Competitive compensation
Health and wellness programs
Retirement benefits
+1
Senior ASIC Digital Architect - DDR/PCIe/UCIe Leader
Senior ASIC Digital Architect - DDR/PCIe/UCIe Leader

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Health benefits
Professional development
Retirement plan
Digital Design Architect HPC IP - 18388
Digital Design Architect HPC IP - 18388

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Health benefits
Professional development
Retirement plan
Senior Pre-Silicon IP Verification Engineer
Senior Pre-Silicon IP Verification Engineer

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 180,000
ASIC Digital Design Engineer (HPC IP) - 18382
ASIC Digital Design Engineer (HPC IP) - 18382

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 190,000
Health benefits
Wellness program
Professional development
+1
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387

Synopsys Inc • Austin (TX)

On-site
USD 150,000 - 210,000
Health benefits
Professional development