Lead Hardware Architect – High-Speed Digital & FPGA

LitePoint

San Jose (CA)

On-site

USD 170,000 - 272,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Discretionary bonus eligibility
Comprehensive benefits package
Retirement savings plan

Job summary

Teradyne is seeking an experienced hardware leader to design and deliver memory tester hardware. You will own architecture for large multi-board systems, lead high-speed digital/analog, and mentor cross-functional teams from concept through production.

Expect to drive SI/PI, FPGA-based designs, and robust production solutions while collaborating with senior leadership, customers, and partners worldwide.

Qualifications

  • Bachelors or Masters in Electrical Engineering or relevant field.
  • 12+ years of hardware, board design, and architecture experience with ownership of complex systems.
  • Experience leading all aspects of board-level circuitry including SI/PI and signal integrity.
  • Ability to mentor engineers and lead cross-functional development.

Responsibilities

  • Lead end-to-end hardware development from concept to production.
  • Own system and board-level architecture for large-scale hardware.
  • Define product architecture and roadmaps aligned to customer needs.
  • Provide technical leadership and escalate complex design issues.
  • Collaborate across teams to deliver robust, scalable hardware solutions.

Skills

Board design
High-speed digital
Signal integrity
Power integrity
Analog design
FPGA-based systems
DDR
PCIe
USB
SerDes
Leadership
Mentoring

Education

Bachelor's or Master's in Electrical Engineering

Job description

Teradyne is seeking an experienced hardware leader to design and deliver memory tester hardware. You will own architecture for large multi-board systems, lead high-speed digital/analog, and mentor cross-functional teams from concept through production.

Expect to drive SI/PI, FPGA-based designs, and robust production solutions while collaborating with senior leadership, customers, and partners worldwide.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Hardware Architect – High-Speed, Multi-Board Systems
Senior Hardware Architect – High-Speed, Multi-Board Systems

LitePoint • San Jose (CA)

On-site
USD 141,000 - 226,000
Discretionary bonus
Comprehensive health benefits
Retirement plan
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

On-site
USD 111,300 - 178,200
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Senior Hardware Engineer: High-Speed Memory Test Systems
Senior Hardware Engineer: High-Speed Memory Test Systems

LitePoint • San Jose (CA)

On-site
USD 111,000 - 178,000
Medical insurance
Dental and Vision
Flexible Spending Accounts
+3
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000
Senior FPGA Design Engineer – Memory Test Systems
Senior FPGA Design Engineer – Memory Test Systems

LitePoint • San Jose (CA)

On-site
USD 135,000 - 217,000
Health and wellness benefits
Retirement savings plans
Paid vacation and holidays
Senior FPGA Architect for High-Perf SoC Testing (Hybrid)
Senior FPGA Architect for High-Perf SoC Testing (Hybrid)

LitePoint • North Reading (MA)

On-site
USD 155,000 - 248,000
Medical
Dental
Vision
+6
Senior FPGA Design Engineer – Memory Test Systems
Senior FPGA Design Engineer – Memory Test Systems

LitePoint • San Jose (CA)

On-site
USD 170,000 - 273,000
Health benefits
Retirement savings plans
Paid vacation and holidays
+1
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests

Teradyne • San Jose (CA)

On-site
USD 171,000 - 273,600
Senior FPGA Architect: Lead High-Perf Compute
Senior FPGA Architect: Lead High-Perf Compute

Teradyne • Reading (MA)

Hybrid
USD 155,000 - 248,000
Health and well-being benefits
Tuition assistance programs
Paid vacation & holidays
FPGA Design Engineer for Memory Test Systems
FPGA Design Engineer for Memory Test Systems

LitePoint • Tualatin (OR)

On-site
USD 123,000 - 197,000
Medical, dental, vision
Retirement savings plans
Life and disability insurance
+2