Senior Hardware Architect: High-Speed FPGA Systems

Teradyne

San Jose (CA)

On-site

USD 111,300 - 178,200

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
Tuition assistance programs

Job summary

Teradyne in San Jose, California is looking for a Senior Hardware Engineer to lead the design of cutting-edge IC testers for the DRAM and Flash memory markets. You will be responsible for the end-to-end development from concept through to production, ensuring the delivery of high-quality systems.

The ideal candidate will possess over 5 years of experience in complex hardware design and the ability to mentor junior engineers effectively. This role offers a comprehensive benefits package and an opportunity to impact innovative hardware solutions.

Qualifications

  • 5+ years of experience in hardware and board design with ownership from concept to production.
  • Experience with high speed interconnects and PCB design.
  • Ability to mentor and lead engineers.

Responsibilities

  • Design board-level hardware systems for DRAM and Flash memory applications.
  • Execute hardware development from concept through to release.
  • Provide technical leadership and mentorship to junior engineers.

Skills

High speed digital design
Complex system design
FPGA-based systems
Analog design
Collaboration in cross-functional teams

Education

Bachelors or Masters in Electrical Engineering

Tools

PCB design techniques
Signal integrity
Power integrity

Job description

Teradyne in San Jose, California is looking for a Senior Hardware Engineer to lead the design of cutting-edge IC testers for the DRAM and Flash memory markets. You will be responsible for the end-to-end development from concept through to production, ensuring the delivery of high-quality systems.

The ideal candidate will possess over 5 years of experience in complex hardware design and the ability to mentor junior engineers effectively. This role offers a comprehensive benefits package and an opportunity to impact innovative hardware solutions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Staff Hardware Engineer (Teradyne, San Jose, CA)
Sr. Staff Hardware Engineer (Teradyne, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 141,000 - 227,000
Medical, dental, vision insurance
Flexible Spending Accounts
Retirement savings plans
+2
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000
Senior Hardware Architect – High-Speed, Multi-Board Systems
Senior Hardware Architect – High-Speed, Multi-Board Systems

Teradyne • San Jose (CA)

On-site
USD 141,000 - 227,000
Medical, dental, vision insurance
Flexible Spending Accounts
Retirement savings plans
+2
Senior Hardware Engineer (Teradyne, San Jose, CA)
Senior Hardware Engineer (Teradyne, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 111,000 - 179,000
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Senior FPGA Architect for High-Performance Compute Test
Senior FPGA Architect for High-Performance Compute Test

Teradyne • Tualatin (OR)

On-site
USD 192,000 - 308,000
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000
Senior FPGA Design Engineer - Memory Test & RTL Architect
Senior FPGA Design Engineer - Memory Test & RTL Architect

Teradyne • Tualatin (OR)

On-site
USD 170,000 - 273,000
Discretionary bonus
Comprehensive benefits package
Senior FPGA Architect for Memory Test Systems
Senior FPGA Architect for Memory Test Systems

Teradyne • Tualatin (OR)

On-site
USD 123,000 - 197,000
Health insurance
Dental & vision coverage
Retirement savings plans
+2
FPGA Design Engineer - Memory Test Solutions
FPGA Design Engineer - Memory Test Solutions

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
Senior FPGA Architect - Memory Test Solutions
Senior FPGA Architect - Memory Test Solutions

Teradyne • San Jose (CA)

On-site
USD 170,000 - 273,000