Lead DFT Architect for Silicon ASICs

SpaceX

Palo Alto (CA)

On-site

USD 220,000 - 355,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Stock options
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
3 weeks paid vacation
10+ paid holidays

Job summary

SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead the implementation and optimization of DFT architectures for next-generation ASICs used in space and ground infrastructure.

You will own ATPG methodologies, validate scan insertion readiness, and integrate DFT fabrics across subsystems, while leveraging Tessent tools and SV/Verilog expertise to ensure robust testability and high reliability.

Qualifications

  • Bachelor's degree in a related field required
  • 10+ years of experience with ASICs and DFT
  • Leadership in SOC DFT from concept to tapeout preferred

Responsibilities

  • Lead implementation and optimization of DFT architectures, incl. scan insertion and memory BIST
  • Own ATPG tools and methodologies for pattern generation and post-silicon support
  • Evaluate design readiness for scan insertion through RTL and physical DRC tools
  • Integrate and verify DFT fabrics and IP within subsystems
  • Run and debug non-timing and SDF-annotated gate-level simulations
  • Develop test scripts and automate processes using scripting languages

Skills

DFT architectures
ATPG tools
RTL debugging
Verilog/SystemVerilog
Tessent tools
Power optimization

Education

Bachelor's degree in Electrical Engineering, Computer Engineering or Computer Science

Tools

Siemens Tessent
Perl/Python/Tcl scripting

Job description

SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead the implementation and optimization of DFT architectures for next-generation ASICs used in space and ground infrastructure.

You will own ATPG methodologies, validate scan insertion readiness, and integrate DFT fabrics across subsystems, while leveraging Tessent tools and SV/Verilog expertise to ensure robust testability and high reliability.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Architect – Silicon ASICs
Senior DFT Architect – Silicon ASICs

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
401(k)
Paid parental leave
+1
Senior DFT Architect for Space ASICs
Senior DFT Architect for Space ASICs

Future Ventures • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
401(k) plan
Medical, vision & dental coverage
+2
Principal DFT Engineer - Space-Grade ASICs
Principal DFT Engineer - Space-Grade ASICs

InvestedintheMission • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
Long-term incentives
Discretionary bonuses
+7
Senior DFT Architect for Space-Grade Silicon
Senior DFT Architect for Space-Grade Silicon

SpaceX • Austin (TX)

On-site
USD 120,000 - 150,000
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up

Latent AI • Sunnyvale (CA)

On-site
USD 135,000 - 160,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
DFT ASIC Engineer — RTL/Scan, ATPG & Verification
DFT ASIC Engineer — RTL/Scan, ATPG & Verification

Spacex • Austin (TX)

On-site
USD 120,000 - 160,000
Senior ASIC DFT Engineer, Silicon Bringup & Test
Senior ASIC DFT Engineer, Silicon Bringup & Test

SpaceX • Sunnyvale (CA)

On-site
USD 135,000 - 160,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+1
DFT ASIC Engineer — RTL/Scan & ATPG
DFT ASIC Engineer — RTL/Scan & ATPG

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Health benefits
+1
ASIC/SOC DFT Engineer for Next-Gen Connectivity
ASIC/SOC DFT Engineer for Next-Gen Connectivity

Spacex • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Medical, Vision & Dental
401(k) retirement plan
Paid vacation (3 weeks)
+4
Principal DFT Engineer — Silicon ASICs
Principal DFT Engineer — Silicon ASICs

SpaceX • Irvine (CA)

On-site
USD 200,000 - 285,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+1