High-Speed IC Package & SI/PI Engineer

Octopyd

Sunnyvale (CA)

On-site

USD 120,000 - 150,000

Full time

11 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Avicena in Sunnyvale is seeking a package integration and SI/PI engineer to own the boundary between our ASIC and its package. You will ensure high-speed signals, clocks and power reach the chip cleanly, and that package constraints are reflected in the chip design early.

You will define die-package interfaces, perform signal and power integrity analyses across die, package and board, build models, run co-simulations, and collaborate with the core chip and package teams.

Qualifications

  • MS in Electrical Engineering or BS with equivalent experience
  • 5+ years of SI/PI work on high-speed ICs and packages
  • Experience with HFSS, SIwave, RedHawk, Sigrity/Clarity or ADS

Responsibilities

  • Own the die-package boundary for the ASIC and define signal/power assignments with the package team.
  • Perform signal integrity analysis across die, package and board.
  • Perform power integrity analysis from die through package to board.
  • Build and exchange chip power and package models; run die-package co-simulation.
  • Provide power maps for thermal analysis.
  • Define ESD and supply strategy with core teams.
  • Run die/package feasibility reviews and compare models with lab measurements.

Skills

SI/PI
High-speed ICs
Package design
Power integrity
Co-simulation

Education

MS in Electrical Engineering

Tools

Ansys HFSS
SIwave
RedHawk
Cadence Sigrity
Clarity
Keysight ADS

Job description

Avicena in Sunnyvale is seeking a package integration and SI/PI engineer to own the boundary between our ASIC and its package. You will ensure high-speed signals, clocks and power reach the chip cleanly, and that package constraints are reflected in the chip design early.

You will define die-package interfaces, perform signal and power integrity analyses across die, package and board, build models, run co-simulations, and collaborate with the core chip and package teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Package Integration & SI/PI Engineer for High-Speed Optics
Package Integration & SI/PI Engineer for High-Speed Optics

Avicena Tech • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
Package Integration and SI/PI Engineer
Package Integration and SI/PI Engineer

Avicena • Sunnyvale (CA)

On-site
USD 120,000 - 150,000
Package Integration and SI/PI Engineer
Package Integration and SI/PI Engineer

Avicena Tech • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
High-Speed ASIC Packaging & SI/PI Engineer
High-Speed ASIC Packaging & SI/PI Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 155,000 - 223,000
High-Speed ASIC Packaging SI/PI Engineer
High-Speed ASIC Packaging SI/PI Engineer

AnySilicon • San Jose (CA)

On-site
USD 120,000 - 180,000
Senior ASIC Packaging SI/PI Engineer (Hybrid)
Senior ASIC Packaging SI/PI Engineer (Hybrid)

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 140,000 - 210,000
High-Speed ASIC Packaging & SI/PI Engineer (2.5D)
High-Speed ASIC Packaging & SI/PI Engineer (2.5D)

Cisco Systems, Inc • San Jose (CA)

On-site
USD 155,000 - 223,000
Senior Silicon Packaging & SI/PI Engineer
Senior Silicon Packaging & SI/PI Engineer

Meta • Menlo Park (CA)

On-site
USD 178,000 - 250,000
Senior SI/PI Packaging Lead for High-Speed ASICs
Senior SI/PI Packaging Lead for High-Speed ASICs

Cisco Systems, Inc • San Jose (CA)

Hybrid
USD 187,000 - 268,000
ASIC Packaging SI/PI Engineer - Hybrid (San Jose)
ASIC Packaging SI/PI Engineer - Hybrid (San Jose)

Cisco Systems, Inc • San Jose (CA)

On-site
USD 150,000 - 230,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
+1