HBM Memory Controller Verification Architect

ACL Digital

San Jose (CA)

On-site

USD 120,000 - 190,000

Full time

8 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

ACL Digital is seeking a verification engineer focused on HBM-based memory controller verification. The role requires strong SystemVerilog/UVM expertise and experience validating DDR/HBM memory controllers, plus knowledge of HBM/DDR protocols and AXI interfaces.

You will develop UVM testbenches, assertions, and coverage plans, run regressions, and collaborate with Architecture, RTL, and Validation teams to achieve signoff on verification results.

Qualifications

  • Strong SystemVerilog/UVM expertise.
  • Experience verifying DDR/HBM memory controllers or memory subsystems.
  • Good understanding of HBM/DDR protocols, AXI interfaces, and memory architecture.
  • Experience with assertions, constrained-random verification, coverage closure, and VIP integration.
  • Proficiency with scripting (Python/Perl/Shell).

Responsibilities

  • Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM.
  • Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage.
  • Verify the HBM protocol, memory transactions, scheduling, ECC, QoS, power management, and performance.
  • Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.
  • Collaborate with Architecture, RTL, and Validation teams through verification signoff.

Skills

SystemVerilog/UVM
Memory controller verification
HBM/DDR protocols
AXI interfaces
Scripting (Python/Perl/Shell)

Tools

Xcelium/VCS/Questa

Job description

ACL Digital is seeking a verification engineer focused on HBM-based memory controller verification. The role requires strong SystemVerilog/UVM expertise and experience validating DDR/HBM memory controllers, plus knowledge of HBM/DDR protocols and AXI interfaces.

You will develop UVM testbenches, assertions, and coverage plans, run regressions, and collaborate with Architecture, RTL, and Validation teams to achieve signoff on verification results.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer
Senior Design Verification Engineer

ACL Digital • San Jose (CA)

On-site
USD 120,000 - 190,000
Senior Design Verification Engineer – Memory Controller Subsystem (HBM)
Senior Design Verification Engineer – Memory Controller Subsystem (HBM)

ALTEN • San Jose (CA)

On-site
USD 120,000 - 155,000
Senior HBM Memory Controller Verification Engineer
Senior HBM Memory Controller Verification Engineer

ALTEN • San Jose (CA)

On-site
USD 120,000 - 155,000
Hands-On Memory Subsystem Verification Engineer
Hands-On Memory Subsystem Verification Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Memory Controller Verification Engineer - UVM & AXI/DDR
Memory Controller Verification Engineer - UVM & AXI/DDR

Cadence Design Systems • Austin (TX)

On-site
USD 110,000 - 150,000
Senior HBM Verification Lead — AI-Driven Debug & SoC
Senior HBM Verification Lead — AI-Driven Debug & SoC

Micron Technology • Richardson (TX)

On-site
USD 150,000 - 190,000
Memory Controller IP Verification Engineer
Memory Controller IP Verification Engineer

ARM • Austin (TX)

On-site
USD 250,000 - 338,000
Senior HBM Verification Architect | AI-Driven Memory SoC
Senior HBM Verification Architect | AI-Driven Memory SoC

Micron • Richardson (TX)

On-site
USD 140,000 - 210,000
Medical, dental & vision plans
Paid time off
Paid holidays
Principal DV Engineer – Hybrid (Memory Controller)
Principal DV Engineer – Hybrid (Memory Controller)

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Senior Design Verification Architect - Memory/NoC Lead
Senior Design Verification Architect - Memory/NoC Lead

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
AMD Benefits at a glance