Hardware Design Engineer: High-Speed SerDes PHY (RTL to GDS)

Managed Staffing, Inc.

Santa Clara (CA)

On-site

USD 110,000 - 170,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Managed Staffing, Inc. is seeking a Physical Design Engineer to take RTL to GDS with automated synthesis, place and route, and timing verification in a fast-paced environment in Santa Clara, CA.

You will work on high-speed SerDes PHY designs, contribute to floorplanning, IP integration, and design checks to ensure timing, power, and area targets are met, collaborating with geographically distributed teams.

Qualifications

  • 2-5+ years working experience in high-speed SerDes PHY designs or other high-performance IP designs.
  • Proficiency in Python and/or Perl; additional languages are a plus.
  • Experience with automated design flows for RTL synthesis and timing-driven PnR.
  • Experience in automated flows for clock tree synthesis, gating, buffer insertion, scan stitching.
  • Strong background in digital circuit techniques for high-speed, low-power designs.
  • Experience in floor planning and IP integration; final sign-off for large IP.

Responsibilities

  • Automated synthesis and timing-driven PNR of RTL blocks for high-speed datapath and control logic.
  • Design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching.
  • Support floor planning, IP integration, checks for logic equivalence and electrical quality.
  • Provide final sign-off for large IP delivery.

Skills

Physical design
RTL to GDS
Synthesis
Place & Route
Timing analysis
Floorplanning
IP integration
Verilog
Python
Perl

Education

Master’s degree in EE/CS
Bachelor’s degree in EE/CS

Tools

Layout tools
Schematic tools

Job description

Managed Staffing, Inc. is seeking a Physical Design Engineer to take RTL to GDS with automated synthesis, place and route, and timing verification in a fast-paced environment in Santa Clara, CA.

You will work on high-speed SerDes PHY designs, contribute to floorplanning, IP integration, and design checks to ensure timing, power, and area targets are met, collaborating with geographically distributed teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer: High-Performance IP
Senior Physical Design Engineer: High-Performance IP

AMD • Santa Clara (CA)

On-site
USD 180,000 - 230,000
Hardware Design Engineer 1
Hardware Design Engineer 1

Managed Staffing • Santa Clara (CA)

On-site
USD 110,000 - 170,000
Senior Physical Design Engineer - RTL-to-GDS, High-Perf IP
Senior Physical Design Engineer - RTL-to-GDS, High-Perf IP

Advanced Micro Devices, Inc. • Santa Clara (CA)

On-site
USD 120,000 - 170,000
Senior RTL Design Engineer — SerDes DSP & Verification
Senior RTL Design Engineer — SerDes DSP & Verification

ArcTern Ventures • San Jose (CA)

On-site
USD 140,000 - 190,000
Senior Staff PHY RTL/DSP Engineer — SerDes DSP Expert
Senior Staff PHY RTL/DSP Engineer — SerDes DSP Expert

Credo • San Jose (CA)

On-site
USD 160,000 - 250,000
High-Speed PHY Firmware Engineer — C/C++/Python, Equity
High-Speed PHY Firmware Engineer — C/C++/Python, Equity

Cadence Design Systems • San Jose (CA)

On-site
USD 101,500 - 188,500
Sr Physical Design Engineer
Sr Physical Design Engineer

AMD • Santa Clara (CA)

On-site
USD 180,000 - 230,000
ASIC Physical Design Engineer II — RTL-to-GDSII Expert
ASIC Physical Design Engineer II — RTL-to-GDSII Expert

Cisco Systems, Inc • San Jose (CA)

On-site
USD 150,000 - 230,000
High-Speed SerDes PHY Design Engineer (Analog/Mixed-Signal)
High-Speed SerDes PHY Design Engineer (Analog/Mixed-Signal)

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000
Senior PHY & RTL Design Architect (DDR/UCIe)
Senior PHY & RTL Design Architect (DDR/UCIe)

Synopsys Inc • Boxborough (MA)

On-site
USD 180,000 - 240,000
Comprehensive benefits package
Competitive compensation