End-to-End Silicon Packaging Architect

Intel Corporation

Chandler (AZ)

On-site

USD 164,000 - 312,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Retirement plan
Vacation

Job summary

Intel Corporation is seeking a senior Silicon Packaging Design Architect to lead end-to-end package solutions for physical, electrical, and cost requirements in the United States. You will drive design-to-production transitions and partner with cross-functional teams to push Intel's advanced packaging technologies.

The role emphasizes collaboration with silicon, hardware, and package teams, tradeoff decisions to meet standards, and ongoing process improvements to quality and cost targets.

Qualifications

  • Bachelor’s, Master’s or PhD in EE or STEM-related field with relevant experience.
  • Extensive background in silicon packaging, PCB design or IC digital design is required.
  • Experience with electromagnetic simulation tools and packaging processes.

Responsibilities

  • Translate product requirements into package architecture specifications.
  • Drive tradeoff decisions to meet electrical, mechanical, thermal, and reliability standards.
  • Collaborate with silicon, hardware and package teams to deliver high-quality package solutions.
  • Oversee end-to-end package development and continuous quality improvements.
  • Troubleshoot packaging designs and resolve material/process issues cost-effectively.
  • Implement co-design strategies between silicon and board design teams.
  • Collaborate with EDA partners to advance design tools and methods.

Skills

EM simulation
Cadence tools
Mentor Xpedition
PCB design
Troubleshooting

Education

Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Allegro
Mentor Graphics
Sigrity
APD/SiP tools
Hyperlynx
ANSYS

Job description

Intel Corporation is seeking a senior Silicon Packaging Design Architect to lead end-to-end package solutions for physical, electrical, and cost requirements in the United States. You will drive design-to-production transitions and partner with cross-functional teams to push Intel's advanced packaging technologies.

The role emphasizes collaboration with silicon, hardware, and package teams, tradeoff decisions to meet standards, and ongoing process improvements to quality and cost targets.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Silicon Packaging Architect: End-to-End IC Packaging
Senior Silicon Packaging Architect: End-to-End IC Packaging

Intel Corporation • Phoenix (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Packaging Design Architect: Substrate & SiP Expert
Packaging Design Architect: Substrate & SiP Expert

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 221,000 - 312,000
Stock bonuses
Health benefits
Vacation
Senior Packaging Design Architect — Substrate & IC
Senior Packaging Design Architect — Substrate & IC

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 221,000 - 312,000
Silicon Packaging Design Architect
Silicon Packaging Design Architect

Intel Corporation • Chandler (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Silicon Packaging Design Architect
Silicon Packaging Design Architect

Intel Corporation • Phoenix (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Package Architect: Silicon-to-System Co-Design
Senior Package Architect: Silicon-to-System Co-Design

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Senior Silicon Packaging Architect – Advanced 3DIC
Senior Silicon Packaging Architect – Advanced 3DIC

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 190,000
Senior Packaging and Chiplet Integration Research Lead
Senior Packaging and Chiplet Integration Research Lead

Intel Corporation • Phoenix (AZ)

Hybrid
USD 221,000 - 312,000
Stock bonuses
Health benefits
Hybrid work model
+1
Senior Silicon Packaging Engineer – Advanced Packaging
Senior Silicon Packaging Engineer – Advanced Packaging

Meta • Sunnyvale (CA)

Hybrid
USD 180,000 - 260,000
Lead, Advanced Packaging & Chiplet Integration
Lead, Advanced Packaging & Chiplet Integration

Intel Corporation • Chandler (AZ)

Hybrid
USD 221,000 - 312,000
Health benefits
Stock bonuses
Hybrid work model