DV Engineer: SystemVerilog/UVM Expert for SoC Verification

RIIM

Dallas (TX)

On-site

USD 120,000 - 180,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

RIIM is seeking a hardware verification engineer in Dallas, TX, to apply strong SystemVerilog/UVM expertise on live projects. You will develop and maintain verification components, run regression suites, and contribute to verification environments for complex SoCs.

The role emphasizes proficiency with AMBA, ARM CPU cores, PCIe/Ethernet protocols, Unix tooling, configuration management, and bug-tracking dashboards, with opportunities to influence design for testability and reliability.

Qualifications

  • Strong SystemVerilog/UVM knowledge with hands-on projects.
  • Expertise in AMBA bus protocols, ARM CPU, and experience in PCI Express and/or Ethernet bus protocols.
  • Proficiency in Unix, Configuration Management, Bug tracking, and verification dashboarding tools.
  • Experience in developing functional verification environments, including monitors, checkers, scoreboards, and assertions, with knowledge of verification methodologies using random stimulus and functional coverage.

Skills

SystemVerilog/UVM
AMBA bus protocols
ARM CPU
PCI Express
Ethernet bus protocols
Unix
Configuration Management
Bug tracking
Verification dashboards

Job description

RIIM is seeking a hardware verification engineer in Dallas, TX, to apply strong SystemVerilog/UVM expertise on live projects. You will develop and maintain verification components, run regression suites, and contribute to verification environments for complex SoCs.

The role emphasizes proficiency with AMBA, ARM CPU cores, PCIe/Ethernet protocols, Unix tooling, configuration management, and bug-tracking dashboards, with opportunities to influence design for testability and reliability.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Verification Engineer: SV/UVM for SoC/AI Projects
Verification Engineer: SV/UVM for SoC/AI Projects

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
DV Engineer
DV Engineer

RIIM • Dallas (TX)

On-site
USD 120,000 - 180,000
Interface IP Verification Engineer - SystemVerilog/UVM
Interface IP Verification Engineer - SystemVerilog/UVM

7Rays Semiconductors • San Jose (CA)

On-site
USD 120,000 - 180,000
Design Verification Engineer
Design Verification Engineer

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Verification Engineer, SoC/ASIC | UVM & SystemVerilog
Verification Engineer, SoC/ASIC | UVM & SystemVerilog

Efficient Computer • San Francisco (CA), Pittsburgh, Austin (TX)

On-site
USD 130,000 - 180,000
10% annual bonus
Equity
401(k) match
+3
VLSI Design Verification Engineer - UVM/AMBA
VLSI Design Verification Engineer - UVM/AMBA

Wipro • Santa Clara (CA)

On-site
USD 60,000 - 140,000
Verification Engineer: Automated HDL Validation
Verification Engineer: Automated HDL Validation

IMC • Chicago (IL)

Hybrid
USD 175,000 - 225,000
Discretionary bonus
Paid leave
Insurance
Senior Design Verification Engineer
Senior Design Verification Engineer

ASICSoft • United States

Remote
USD 120,000 - 160,000
Ethernet IP Verification Engineer - SystemVerilog/UVM
Ethernet IP Verification Engineer - SystemVerilog/UVM

Talent 101, Inc • Dallas (TX)

On-site
USD 120,000 - 160,000
Senior ASIC/SoC Verification Engineer (SystemVerilog & UVM)
Senior ASIC/SoC Verification Engineer (SystemVerilog & UVM)

Technical-Link N. America • San Diego (CA)

On-site
USD 120,000 - 180,000