Design Verification Engineer

Omnicom Production

Toponas (CO)

On-site

USD 90,000 - 140,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Omnicom Production is seeking a Design Verification Engineer with SystemVerilog and UVM experience to support verification of advanced CPU/GPU based SoCs for major clients worldwide.

The role involves building SV/UVM environments, developing pre-silicon test plans, and crafting directed and random tests to verify IP functionality, with opportunities across AI, aerospace, medical electronics, and vision processing domains, plus collaboration across geographically distributed teams to ensure

Qualifications

  • 3+ years of proven hardware verification experience.
  • Strong SystemVerilog and UVM verification methodologies.
  • Strong debug skills with DVE/Verdi.
  • Proficiency in object-oriented programming, computer architecture and data structures.
  • Strong analytical and communication skills; detail oriented.
  • Must be comfortable working across geographies.

Responsibilities

  • Verify complex design blocks using SV/UVM verification environments.
  • Develop and execute pre-silicon verification test plans.
  • Develop directed and random verification tests to validate IP functionality.
  • Develop verification components and tools.
  • Develop verification functional coverage using industry standard coverage analysis tools/methods.
  • Replicate functional issues and review tests to verify bug fixes.

Skills

SystemVerilog
UVM
Debug tools
OOP
Computer architecture
Data structures
Communication
Cross-functional collaboration

Education

Bachelor's or Master’s in Electrical Engineering, Computer Engineering, or Computer Science

Tools

DVE
Verdi
Perl
Ruby
Make

Job description

About the job Design Verification Engineer
Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits?

Omnicom Production is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients worldwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC products for vision processing, aerospace FPGAs, medical electronics, RISC-V based SoC, ARM based peripherals, and mixed signal DSPs. Successful candidates for this role will support verification of advanced CPU/GPU based SOCs.
Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.
RESPONSIBILITIES:

  • Verify complex design blocks using equally complex SV/UVM verification environments
  • Develop and execute pre-silicon verification test plans
  • Develop directed and random verification tests to validate block and IP functionality
  • Develop verification components and tools
  • Develop verification functional coverage using industry standard coverage analysis tools/methods
  • Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes

REQUIRED SKILLS AND EXPERIENCE:

  • 3 or more years of proven verification experience in a hardware development setting
  • Strong background in System Verilog and UVM verification methodologies
  • Strong debug skills and experience with debug tools such as DVE/Verdi
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies

DESIRED SKILLS:

  • Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Experience in other related domains such as formal verification, RTL design, or software development

EDUCATION:
Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Verification Engineer: SV/UVM for SoC/AI Projects
Verification Engineer: SV/UVM for SoC/AI Projects

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Design Verification Engineers
Design Verification Engineers

Tachyum • Las Vegas (NV)

On-site
USD 100,000 - 140,000
Competitive salary
Benefits package
Professional development
+3
Design Verification Engineer
Design Verification Engineer

MaximaTek • Chicago (IL)

On-site
USD 90,000 - 120,000
Senior Design Verification Engineer
Senior Design Verification Engineer

ASICSoft • United States

Remote
USD 120,000 - 160,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Synstack Technologies • United States

On-site
USD 120,000 - 170,000
Design Verification Engineer
Design Verification Engineer

Cirrus Logic • Chandler (AZ)

On-site
USD 90,000 - 130,000
Design Verification Engineer
Design Verification Engineer

ACL Digital • Bloomington (IN)

On-site
USD 90,000 - 120,000
Design Verification Lead - Must be local to TX,CA or MA
Design Verification Lead - Must be local to TX,CA or MA

MTK Technologies • Austin (TX)

On-site
USD 120,000 - 150,000
Lead UVM Design Verification Engineer
Lead UVM Design Verification Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 140,000 - 190,000
Design Verification Engineer
Design Verification Engineer

Millennium Software and Staffing Inc • San Jose (CA)

On-site
USD 70,000 - 100,000