Director, Verification & Tapeout Strategy

Kepler Computing

San Jose (CA)

Presencial

USD 270.000 - 310.000

Jornada completa

Hace 9 días

Una candidatura completa en un minuto

Currículum y carta de presentación personalizados, listos para enviar.

Supera los filtros ATS

Descripción de la vacante

Kepler Computing seeks a seasoned Director of Verification to own pre-silicon verification and post-silicon validation for its products. This role blends architecture, design and software, demanding deep VLSI verification expertise and proven team leadership.

You will drive end-to-end verification programs from definition through tapeout and post-silicon bring-up, building VIPs and a robust regression framework while mentoring a high-performing team.

Formación

  • 15+ years of hands-on VLSI front-end verification experience with multiple successful SoC/ASIC tapeouts.
  • Deep expertise in UVM-based verification: testbench architecture, scoreboarding, coverage modeling.

Responsabilidades

  • Own the end-to-end pre-silicon verification strategy: test plans, testbench development, automated flows and regressions, coverage closure and tapeout signoff.
  • Define and run a comprehensive verification plan: functional coverage, assertion-based verification, constrained-random stimulus, formal verification and AI-assisted flows.
  • Co‑lead model‑based testing, emulation and FPGA prototyping for pre‑silicon verification, software development and architectural validation.
  • Work with architecture, RTL design, DFD and software teams to align verification plans with design intent.
  • Define and run post‑silicon bring‑up, validation, debug and production qualification.
  • Develop verification IP (VIP) and protocol checkers.
  • Set UVM‑based testbench architecture standards and a coverage‑driven verification methodology.
  • Build and maintain regression infrastructure: nightly and weekly pipelines, coverage merge and automated triage.
  • Track and publish verification health metrics (coverage, assertion density, regression health) and run regular milestone reviews.
  • Build, lead and mentor a team of verification and emulation engineers.

Conocimientos

VLSI verification
UVM-based verification
SystemVerilog
SoC/ASIC tapeouts
leadership

Educación

B.Tech/M.Tech/MS in EE/ Electronics/VLSI

Herramientas

None

Descripción del empleo

Kepler Computing seeks a seasoned Director of Verification to own pre-silicon verification and post-silicon validation for its products. This role blends architecture, design and software, demanding deep VLSI verification expertise and proven team leadership.

You will drive end-to-end verification programs from definition through tapeout and post-silicon bring-up, building VIPs and a robust regression framework while mentoring a high-performing team.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

SoC Implementation Lead: End-to-End Tapeout & Validation
SoC Implementation Lead: End-to-End Tapeout & Validation

Kepler Computing • San Jose (CA)

Presencial
USD 250.000 - 310.000
Director, Verification
Director, Verification

Kepler Computing • San Jose (CA)

Presencial
USD 270.000 - 310.000
Director, Front-End RTL Design & SoC Leadership
Director, Front-End RTL Design & SoC Leadership

Kepler Computing • San Jose (CA)

Presencial
USD 270.000 - 310.000
Director, Processor Verification & Testbenches
Director, Processor Verification & Testbenches

Cadence • Austin (TX)

Presencial
USD 186.000 - 345.000
Director, ASIC Verification — Own End-to-End Tapeouts
Director, ASIC Verification — Own End-to-End Tapeouts

Netpreme • Santa Clara (CA)

Presencial
USD 180.000 - 250.000
Performance-based bonus
Early-stage equity grant
100% employer-paid Health, Dental, and
+6
Head of Silicon Validation & Verification
Head of Silicon Validation & Verification

Positron • Austin (TX)

Híbrido
USD 200.000 - 350.000
Medical insurance
Dental insurance
Vision insurance
+5
Director, ASIC DV Architecture & Tape-Out
Director, ASIC DV Architecture & Tape-Out

SambaNova • San Jose (CA)

Presencial
USD 270.000 - 340.000
Equity
Health insurance
Well-being benefits
Staff Engineer, Microarchitectural Validation & DV Strategy
Staff Engineer, Microarchitectural Validation & DV Strategy

Architect Labs • Palo Alto (CA)

Presencial
USD 180.000 - 240.000
Equity stake
Competitive salary
Autonomy in startup
Senior CPU Verification Engineer – Drive Tape-Outs
Senior CPU Verification Engineer – Drive Tape-Outs

NVIDIA Corporation • Austin (TX)

Presencial
USD 168.000 - 311.000
Equity
Benefits
Lead Silicon Verification Architect
Lead Silicon Verification Architect

Hewlett Packard Enterprise • Sunnyvale (CA)

Presencial
USD 174.000 - 352.500
Health benefits
Career development
Inclusive culture