Director, Processor Verification & Testbenches

Cadence

Austin (TX)

On-site

USD 186,000 - 345,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence is seeking a Design Verification Team Director to lead the Processor Verification group responsible for verifying microprocessor cores and peripherals. The role focuses on planning, building flexible testbenches, and driving coverage closure with cross-functional teams.

Ideal candidates have 17+ years of verification experience, a strong leadership track record, deep knowledge of SystemVerilog/UVM, and experience in automated verification flows.

Qualifications

  • 17+ years of design verification experience
  • BS (or higher) in EE/Computer Engineering
  • Proven experience at leading/managing team
  • Strong managerial, leadership and interpersonal skills
  • Excellent knowledge of computer architecture and design verification fundamentals
  • Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches
  • Exposure to scripting languages like Perl, Unix shell or similar languages
  • Experience with Assembly Language Programming Required
  • Experience with Formal Verification will be a plus
  • Experience with the development of fully automated flows
  • Experience with Gate Level Simulations
  • Excellent written and oral communication skills necessary
  • Knowledge of processor verification required

Responsibilities

  • Lead and run the Processor Verification team
  • Verify microprocessor cores and their peripherals
  • Craft verification plans and execute them
  • Implement simulation or emulation testbenches, assembly/C diagnostics, assertion checkers or coverage monitors
  • Manage coverage collection and closure
  • Coordinate with DV/Arch/Design/FW teams to identify coverage scope
  • Oversee 7-10 engineers team

Skills

Design verification experience
Leadership & management
SystemVerilog/UVM
Scripting languages (Perl, Unix shell)
Assemby language programming
Formal verification
Automated flows
Gate level simulations
Communications skills
Processor verification knowledge

Education

BS in EE/Computer Engineering

Job description

Cadence is seeking a Design Verification Team Director to lead the Processor Verification group responsible for verifying microprocessor cores and peripherals. The role focuses on planning, building flexible testbenches, and driving coverage closure with cross-functional teams.

Ideal candidates have 17+ years of verification experience, a strong leadership track record, deep knowledge of SystemVerilog/UVM, and experience in automated verification flows.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Processor Verification Architect
Lead Processor Verification Architect

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
CPU Verification Director – Core & Memory Architect
CPU Verification Director – Core & Memory Architect

Cadence Design Systems • San Jose (CA)

Hybrid
USD 186,000 - 345,000
Design Verification Architect / Director
Design Verification Architect / Director

Cadence • Austin (TX)

On-site
USD 186,000 - 345,000
Design Verification Architect / Director
Design Verification Architect / Director

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
Principal Design Verification Architect
Principal Design Verification Architect

MRL Consulting Group • California

On-site
Confidential
Verification Engineering Lead/Manager
Verification Engineering Lead/Manager

Omni Design Technologies, Inc. • Milpitas (CA)

On-site
USD 130,000 - 160,000
Senior CPU Verification Engineer - Testbenches & AI-Driven
Senior CPU Verification Engineer - Testbenches & AI-Driven

AMD • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Benefits as described in AMD benefits at a glance.
Senior CPU Design & Verification Architect
Senior CPU Design & Verification Architect

Google • City of Poughkeepsie (NY)

On-site
USD 192,000 - 278,000
Design Verification Lead - Must be local to TX,CA or MA
Design Verification Lead - Must be local to TX,CA or MA

MTK Technologies • Austin (TX)

On-site
USD 120,000 - 150,000
Director, Verification & Tapeout Strategy
Director, Verification & Tapeout Strategy

Kepler Computing • San Jose (CA)

On-site
USD 270,000 - 310,000