Director of Verification IP - PCIe Gen5/6, USB, 400G

Siemens EDA (Siemens Digital Industries Software)

Austin (TX)

Hybrid

USD 180,000 - 250,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Siemens EDA, based in Austin, Texas, seeks an Engineering Director - Verification IP to lead verification IP development for PCIe Gen5/Gen6, USB3.2, 400Gigabit Ethernet, DDR5, LPDDR5 and CXL with Questa RTL simulation.

You will mentor a high-performing team, direct architecture and strategy, collaborate with field engineers and customers, and drive product excellence across global teams while advancing verification methodologies.

Qualifications

  • Bachelor's degree in Electronics or Computer Engineering; advanced degree preferred.
  • 18+ years in IP/VIP development, verification, or emulation with leadership.
  • Expert SystemVerilog and UVM; architect complex verification frameworks.
  • Hands-on with assertions, coverage, test planning, BFM design, debugs.
  • Knowledge of PCIe, CXL, USB, Ethernet, DDR, or CHI protocols.
  • Proven leadership and mentoring of technical teams.

Responsibilities

  • Lead and mentor a verification engineering team.
  • Architect and develop verification IP for advanced interfaces.
  • Collaborate with field engineers and customers to deploy solutions.
  • Set technical strategy and roadmap for verification IP products.
  • Ensure quality via testing, coverage analysis, and methodology improvements.
  • Coordinate with global teams to integrate with Questa RTL and Siemens tools.

Skills

SystemVerilog
UVM
Leadership
Assertions
Coverage metrics
Test planning
BFM design
Debug methodologies
Verification tracking tools

Education

Bachelor's degree in Electronics or Computer Engineering
Advanced degree preferred

Tools

Questa RTL
Emulation platforms

Job description

Siemens EDA, based in Austin, Texas, seeks an Engineering Director - Verification IP to lead verification IP development for PCIe Gen5/Gen6, USB3.2, 400Gigabit Ethernet, DDR5, LPDDR5 and CXL with Questa RTL simulation.

You will mentor a high-performing team, direct architecture and strategy, collaborate with field engineers and customers, and drive product excellence across global teams while advancing verification methodologies.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Director of Verification IP: PCIe/USB/Ethernet Leader
Director of Verification IP: PCIe/USB/Ethernet Leader

Siemens EDA (Siemens Digital Industries Software) • Fremont (CA)

Hybrid
USD 180,000 - 250,000
Hybrid work by default
Global mobility
Industry leader benefits
Engineering Director - Verification IP
Engineering Director - Verification IP

Siemens EDA (Siemens Digital Industries Software) • Austin (TX)

Hybrid
USD 180,000 - 250,000
Engineering Director - Verification IP
Engineering Director - Verification IP

Siemens EDA (Siemens Digital Industries Software) • Fremont (CA)

Hybrid
USD 180,000 - 250,000
Hybrid work by default
Global mobility
Industry leader benefits
Engineering Director - Verification IP
Engineering Director - Verification IP

Siemens EDA (Siemens Digital Industries Software) • Austin (TX)

On-site
USD 130,000 - 170,000
Competitive base salary
Bonus scheme
Generous holiday allowance
+2
Senior Interface IP Verification Lead
Senior Interface IP Verification Lead

Synopsys Inc • Austin (TX)

On-site
USD 140,000 - 190,000
Interface IP Verification Engineer (PCIe/CXL/DDR/Ethernet)
Interface IP Verification Engineer (PCIe/CXL/DDR/Ethernet)

Synopsys, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Design Verification Lead – PCIe/CXL IP, AI-Driven QA
Design Verification Lead – PCIe/CXL IP, AI-Driven QA

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Interface IP Verification Engineer — PCIe/Ethernet
Interface IP Verification Engineer — PCIe/Ethernet

Etched • Austin (TX)

On-site
USD 150,000 - 275,000
Medical, dental, and vision benefits
Wellness benefits
Daily lunch + dinner
+1
Interface IP DV Engineer (PCIe/Ethernet)
Interface IP DV Engineer (PCIe/Ethernet)

The Consensus • Austin (TX)

Hybrid
USD 130,000 - 170,000
Health benefits
$500 monthly waiver credit
Wellness programs
+2
Senior IP Verification Architect - PCIe/CXL, Hybrid
Senior IP Verification Architect - PCIe/CXL, Hybrid

AMD • San Jose (CA)

Hybrid
USD 140,000 - 210,000