Engineering Director - Verification IP

Siemens EDA (Siemens Digital Industries Software)

Fremont (CA)

Hybrid

USD 180,000 - 250,000

Full time

11 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Hybrid work by default
Global mobility
Industry leader benefits

Job summary

Siemens EDA, part of Siemens Digital Industries Software, seeks an Engineering Director - Verification IP to lead development of verification IP for PCIe Gen5/Gen6, USB3.2, 400GigE, DDR5, LPDDR5 and CXL for Questa RTL. Based in Austin, TX, you will guide a global team and collaborate with customers worldwide to resolve verification challenges.

You will drive strategy, architecture, and roadmaps, while mentoring engineers to ensure high-quality, scalable verification solutions and ongoing product

Qualifications

  • Bachelor's degree in Electronics, Computer Engineering, or related field; advanced degree preferred.
  • 18+ years of IP/VIP development, verification, or emulation with leadership.
  • Expert-level SystemVerilog and UVM; architect and implement complex verification frameworks.
  • Hands-on with assertions, coverage metrics, test planning, and debug methodologies.
  • Knowledge of PCIe, CXL, USB, Ethernet, DDR, or CHI with coherent architectures.
  • Proven leadership managing technical teams and mentoring engineers.

Responsibilities

  • Lead and mentor a high-performing team of verification engineers, fostering a culture of innovation and technical excellence.
  • Direct the architecture, design, and development of comprehensive verification IP solutions for advanced interfaces and protocols.
  • Collaborate with field engineers and customer teams to understand requirements, deploy solutions, and resolve complex technical issues.
  • Drive technical strategy and roadmap decisions for verification IP products, balancing customer needs with product vision.
  • Ensure quality standards through comprehensive testing, coverage analysis, and continuous improvement of verification methodologies.
  • Partner with cross-functional teams globally to integrate verification solutions with Questa RTL simulation and other Siemens tools.

Skills

SystemVerilog
UVM
Verification leadership
Test planning
Assertions
Coverage metrics
Debug methodologies
Verification tracking tools

Education

Bachelor's degree in Electronics or Computer Engineering
Advanced degree preferred

Tools

Questa RTL

Job description

Company Overview

Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop highly innovative electronic products faster and more cost-effectively. Our customers use our tools to push the boundaries of technology and physics to deliver better products in the increasingly complex world of chip, board, and system design.

Position Overview

We are seeking an Engineering Director - Verification IP to lead the development of comprehensive verification IP solutions for next-generation interfaces and protocols. You'll be at the forefront of innovation, directing a team that creates industry-leading verification solutions for PCIe Gen5/Gen6, USB3.2, 400Gigabit Ethernet, DDR5, LPDDR5, and coherency protocols like CXL for use with Questa RTL simulation.

This is your opportunity to shape the future of verification technology. Based in Austin, Texas, you'll work with cross-functional teams, field partners, and customers worldwide to deploy and resolve critical verification challenges. You'll combine deep technical expertise with strong leadership to drive product excellence and team growth.

Key Responsibilities
  • Lead and mentor a high-performing team of verification engineers, fostering a culture of innovation and technical excellence
  • Direct the architecture, design, and development of comprehensive verification IP solutions for advanced interfaces and protocols
  • Collaborate with field engineers and customer teams to understand requirements, deploy solutions, and resolve complex technical issues
  • Drive technical strategy and roadmap decisions for verification IP products, balancing customer needs with product vision
  • Ensure quality standards through comprehensive testing, coverage analysis, and continuous improvement of verification methodologies
  • Partner with cross-functional teams globally to integrate verification solutions with Questa RTL simulation and other Siemens tools
Qualifications
Required
  • Bachelor's degree in Electronics, Computer Engineering, or related field; advanced degree preferred
  • 18+ years of professional experience in IP/VIP development, verification, or emulation with demonstrated technical leadership
  • Expert-level proficiency in SystemVerilog and UVM with proven ability to architect and implement complex verification frameworks
  • Deep hands‑on experience with assertions, coverage metrics, test planning, BFM design, debug methodologies, and verification tracking tools
  • Strong knowledge of at least one standard bus protocol (PCIe, CXL, USB, Ethernet, DDR, or CHI) with understanding of coherent and non‑coherent architectures
  • Proven leadership experience managing technical teams and mentoring engineers
Preferred
  • Experience with C/SystemC-based test development and system-level verification
  • Understanding of CPU, GPU, display, network, and memory subsystems with knowledge of latency, bandwidth, and performance optimization
  • Experience with emulation platforms and advanced verification methodologies
Why Us?

At Siemens Software, flexibility is how we work—hybrid by default, built on trust and autonomy. Together, 30,000 people across more than 200 countries build technology that shapes the real world. You'll grow through real projects, strong technical peers, and global mobility, backed by the scale and benefits of an industrial software leader. We’re committed to equality and inclusion, and we hire based on merit, skills, and impact. Bring your curiosity and creativity and help us shape tomorrow!

Diversity & Inclusion

We value equal opportunities and welcome applications from people of all backgrounds. At Siemens, we believe people who've had real experiences dealing with being different will excel as leaders. Let's foster a culture of creativity and innovation. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.

Siemens Software. Transform the Everyday

$180,400 $250,000 15-25%

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Engineering Director - Verification IP
Engineering Director - Verification IP

Siemens EDA (Siemens Digital Industries Software) • Austin (TX)

Hybrid
USD 180,000 - 250,000
Engineering Director - Verification IP
Engineering Director - Verification IP

Siemens EDA (Siemens Digital Industries Software) • Austin (TX)

On-site
USD 130,000 - 170,000
Competitive base salary
Bonus scheme
Generous holiday allowance
+2
Director of Verification IP: PCIe/USB/Ethernet Leader
Director of Verification IP: PCIe/USB/Ethernet Leader

Siemens EDA (Siemens Digital Industries Software) • Fremont (CA)

Hybrid
USD 180,000 - 250,000
Hybrid work by default
Global mobility
Industry leader benefits
Director of Verification IP - PCIe Gen5/6, USB, 400G
Director of Verification IP - PCIe Gen5/6, USB, 400G

Siemens EDA (Siemens Digital Industries Software) • Austin (TX)

Hybrid
USD 180,000 - 250,000
Interface IP Verification Engineer (Pre-Silicon) - 18380
Interface IP Verification Engineer (Pre-Silicon) - 18380

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 190,000
Health benefits
Career development
Senior/Principal Interface IP Verification Engineer (Pre-Silicon) - 18383
Senior/Principal Interface IP Verification Engineer (Pre-Silicon) - 18383

Synopsys Inc • Austin (TX)

On-site
USD 140,000 - 190,000
Design Verification Engineer - Interface IP
Design Verification Engineer - Interface IP

Etched • Austin (TX)

On-site
USD 150,000 - 275,000
Medical, dental, and vision benefits
Wellness benefits
Daily lunch + dinner
+1
Design Verification Engineer
Design Verification Engineer

MaximaTek • Fremont (CA)

On-site
USD 90,000 - 130,000
Targeted Placement into hiring network
Technical Resume Rebuild
Interview Coaching
Pre-Silicon Verification Engineer (HPC IP) - 15149
Pre-Silicon Verification Engineer (HPC IP) - 15149

Synopsys, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Director, ASIC Verification
Director, ASIC Verification

Netpreme • Santa Clara (CA)

On-site
USD 200,000 - 320,000
Health coverage
Dental coverage
Vision coverage
+5