Digital Design Engineer, SoC Chassis

Meta

Sunnyvale, Northern (CA, KY)

On-site

USD 180,000 - 240,000

Full time

10 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Meta in Sunnyvale, CA is seeking a Digital Design Engineer to contribute to the development of advanced hardware accelerators, SoCs, and custom silicon. You will work with researchers and engineers to implement low-power designs, map algorithms to hardware, and participate in IP/sub-system integration.

The role requires a strong background in digital design, RTL coding, and micro-architecture, with hands-on experience shipping production silicon.

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, or a related field.
  • 6+ years of hardware design experience for production silicon shipped in volume.
  • Experience with ASIC/SoC development and RTL implementations.

Responsibilities

  • Contribute to ASIC digital μArchitecture and design.
  • Assist in performance and power analysis to meet targets.
  • Map algorithms onto hardware and specify IP/subsystems integration requirements.
  • Collaborate with Verification, Physical Design, and Design for Test teams.

Skills

RTL coding
Digital design
Micro-architecture
Power analysis

Education

BSc CS/CE or related field

Job description

# Digital Design Engineer, SoC ChassisSunnyvale, CA+2 locationsHardware+ 1 moreApply nowMeta is seeking design engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.---## Digital Design Engineer, SoC Chassis Responsibilities* Contribute to ASIC digital μArchitecture and design* Assist in the performance/power analysis of the design and help meet power and performance targets* Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration* Collaborate with adjacent teams such as Verification, Physical Design, and Design for Test* Develop micro-architecture, RTL coding, and design verification for complex IPs* Drive the IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads## Minimum Qualifications* Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience* Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience* 6+ years of experience as a hardware design engineer for production silicon shipped in volume
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital Design Engineer, Interconnect
Digital Design Engineer, Interconnect

Meta • Sunnyvale (CA), Northern (KY)

On-site
USD 150,000 - 230,000
SoC Digital Design Engineer for Low-Power AI Accelerators
SoC Digital Design Engineer for Low-Power AI Accelerators

Meta • Sunnyvale (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Senior Digital Design Engineer, Interconnect & SoC
Senior Digital Design Engineer, Interconnect & SoC

Meta • Sunnyvale (CA), Northern (KY)

Hybrid
USD 150,000 - 230,000
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
Chip Design Engineer
Chip Design Engineer

TenX Semi • San Francisco (CA)

On-site
USD 140,000 - 210,000
ASIC Engineer, Design
ASIC Engineer, Design

Anysilicon • Sunnyvale (CA)

Hybrid
USD 140,000 - 210,000
Physical Design Engineer (Sunnyvale, CA)
Physical Design Engineer (Sunnyvale, CA)

Tachyum • Sunnyvale (CA)

On-site
USD 150,000 - 300,000
Competitive salary
Equity and benefits
International environment
+3
ASIC/VLSI Design Engineer Chip Design · Full-time
ASIC/VLSI Design Engineer Chip Design · Full-time

Retym Israel Ltd • Cupertino (CA)

On-site
USD 100,000 - 130,000
RTL Design Engineer for ML Accelerators & ASICs
RTL Design Engineer for ML Accelerators & ASICs

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
Bonus target