DFT Engineering Intern: ASIC Flow & Verification

The Consensus

San Jose (CA)

On-site

USD 22,320 - 33,480

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Housing support
Daily meals in office
Mentorship from engineers

Job summary

Etched is seeking a DFT Intern to help review and refine DFT flow automation for chip-level regression on Caelius. You will collaborate with frontend and backend design teams, contributing to DFT verification (MBIST, Scan, BSCAN, SSN) and developing flows for ATPG fault models.

Summer '26 through Summer '27 internships are offered, with 12-week paid terms, generous housing support for relocations, and daily meals in the office.

Qualifications

  • Progress towards a Bachelor's, Master's, or PhD degree in electrical engineering, computer engineering, or a related field.
  • Familiarity with a hardware description language (Verilog or SystemVerilog)
  • Exposure to ASIC or SoC design concepts
  • Familiarity with digital logic design fundamentals
  • Familiarity with standard ASIC design flow steps (synthesis, STA, DFT)
  • Familiarity with scripting in Python, Tcl, or another language
  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Responsibilities

  • Review and refine DFT flow automation to support chip-level regression on Caelius
  • Work across frontend and backend design teams
  • Contribute to DFT verification (MBIST, Scan, BSCAN, and SSN simulations)
  • Develop flows for various ATPG fault models

Skills

Degree progress
HDL Verilog/SystemVerilog
ASIC/SoC concepts
Digital logic
ASIC design flow
Python/Tcl scripting
Transformers AI basics

Education

Bachelor's/Master's/PhD in EE/CE

Tools

Tessent or DFT tooling

Job description

Etched is seeking a DFT Intern to help review and refine DFT flow automation for chip-level regression on Caelius. You will collaborate with frontend and backend design teams, contributing to DFT verification (MBIST, Scan, BSCAN, SSN) and developing flows for ATPG fault models.

Summer '26 through Summer '27 internships are offered, with 12-week paid terms, generous housing support for relocations, and daily meals in the office.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Intern
DFT Intern

Etched • San Jose (CA)

On-site
Generous housing support
Daily lunch and dinner
Direct mentorship from industry leaders
DFT Intern
DFT Intern

The Consensus • San Jose (CA)

On-site
Housing support
Daily meals in office
Mentorship from engineers
DFT & ASIC Design Intern — AI Hardware
DFT & ASIC Design Intern — AI Hardware

Etched • San Jose (CA)

On-site
Generous housing support
Daily lunch and dinner
Direct mentorship from industry leaders
Senior DFT Verification Engineer for ASICs
Senior DFT Verification Engineer for ASICs

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 160,000 - 230,000
Equity
401(k)
Meaningful equity
Senior DFT/DFx Engineer for SoC/ASIC (Scan, MBIST)
Senior DFT/DFx Engineer for SoC/ASIC (Scan, MBIST)

Intellectt Inc • Santa Clara (CA)

On-site
USD 120,000 - 180,000
DFT Design Engineer: SoC/ASIC Test & MBIST Expert
DFT Design Engineer: SoC/ASIC Test & MBIST Expert

Cadence • Austin (TX)

On-site
USD 120,000 - 180,000
DFT Engineer / DFx Engineer
DFT Engineer / DFx Engineer

Intellectt Inc • Santa Clara (CA)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

Value Innovation Labs • Mountain View (CA)

On-site
USD 120,000 - 180,000
DFT Engineer: Siemens Tools | SCAN & MBIST Expert
DFT Engineer: Siemens Tools | SCAN & MBIST Expert

Intellectt Inc • Santa Clara (CA)

On-site
USD 120,000 - 170,000
DFT Engineer
DFT Engineer

Retym, Inc • Austin (TX)

On-site
USD 100,000 - 130,000