ASIC DFT Engineer Intern: Test & Validation Automation

Keysight Technologies SAles Spain SL.

Colorado Springs (CO)

On-site

USD 45,000 - 59,000

Part time

4 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Keysight Technologies in Colorado Springs offers an ASIC Design-for-Test (DFT) Engineer Intern role within its ASIC R&D organization. You will gain hands-on experience with DFT methodologies, scan insertion, ATPG, MBIST, and scripting to improve workflows.

Collaborating with design, verification, and test engineers, you will contribute to silicon bring-up and production test development, using tools like Siemens Tessent and other industry flows, while pursuing a degree in EE/CE/CS.

Qualifications

  • Pursuing Bachelor's or Master's in Electrical Engineering, Computer Engineering, Computer Science or related field.
  • Sophomore year completed by Summer 2027 or later.
  • Coursework in Digital Logic Design, Computer Architecture, VLSI Design, FPGA Design.
  • Understanding of digital circuits, finite state machines, and hardware fundamentals.
  • Programming or scripting in Python, C/C++, Tcl, Ruby, or similar.
  • Strong analytical, problem-solving and debugging skills.
  • Team-oriented and collaborative work style.

Responsibilities

  • Support development and verification of DFT architectures for complex digital and mixed-signal ASICs.
  • Learn and apply industry-standard DFT methodologies (scan insertion, scan compression, ATPG, MBIST).
  • Assist ATPG pattern generation, coverage analysis, and debug using industry tools.
  • Develop scripts to improve engineering workflows and data analysis.
  • Collaborate with design, verification, physical design, and product engineering teams.
  • Participate in silicon bring-up, characterization, and failure analysis activities.
  • Analyze test results and help improve test quality and efficiency.

Skills

Python
C/C++
Tcl
Ruby
Strong analytical skills

Education

Bachelor's or Master's in Electrical Engineering, Computer Engineering, or Computer Science

Tools

Siemens Tessent
Synopsys TestMAX
Cadence Modus

Job description

Keysight Technologies in Colorado Springs offers an ASIC Design-for-Test (DFT) Engineer Intern role within its ASIC R&D organization. You will gain hands-on experience with DFT methodologies, scan insertion, ATPG, MBIST, and scripting to improve workflows.

Collaborating with design, verification, and test engineers, you will contribute to silicon bring-up and production test development, using tools like Siemens Tessent and other industry flows, while pursuing a degree in EE/CE/CS.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design-for-Test (DFT) Engineer Intern
ASIC Design-for-Test (DFT) Engineer Intern

Keysight Technologies SAles Spain SL. • Colorado Springs (CO)

On-site
USD 45,000 - 59,000
ASIC Design-for-Test (DFT) Engineer Intern
ASIC Design-for-Test (DFT) Engineer Intern

Keysight Technologies • Colorado Springs (CO)

On-site
USD 45,000 - 50,000
SoC DFT Intern — Hands-On Test & Automation
SoC DFT Intern — Hands-On Test & Automation

NXP Semiconductors • Austin (TX)

Hybrid
USD 28,000 - 41,000
ASIC DFT Engineer
ASIC DFT Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
ASIC DFT Engineer II - Design-for-Test Innovator
ASIC DFT Engineer II - Design-for-Test Innovator

Cisco • San Jose (CA)

On-site
USD 140,000 - 190,000
DFT Engineering Intern: ASIC Flow & Verification
DFT Engineering Intern: ASIC Flow & Verification

The Consensus • San Jose (CA)

On-site
Housing support
Daily meals in office
Mentorship from engineers
Innovative ASIC DFT Engineer - Design for Test
Innovative ASIC DFT Engineer - Design for Test

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 190,000
Health insurance
401(k) matching
Paid parental leave
+2
DFT & ASIC Design Intern — AI Hardware
DFT & ASIC Design Intern — AI Hardware

Etched • San Jose (CA)

On-site
Generous housing support
Daily lunch and dinner
Direct mentorship from industry leaders
Senior ASIC DFT Lead & Architect — Mentor & Testability
Senior ASIC DFT Lead & Architect — Mentor & Testability

Tap Growth ai • California (MD)

On-site
USD 180,000 - 280,000
DFT Engineer
DFT Engineer

Select Minds LLC • Lansing (MI)

On-site
USD 120,000 - 190,000
Day-1 Onsite
Competitive salary
Opportunity for advancement