ATE Test Engineer: AI/ML Silicon & TPU Verification

Google Inc.

Sunnyvale (CA)

On-site

USD 138,000 - 197,000

Full time

12 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Google Sunnyvale, CA is seeking a test/verification engineer to shape the future of AI/ML hardware acceleration. You will help develop and verify TPU architectures and integration within AI/ML systems, collaborating with design, DFT, and quality teams across mass fabrication.

The role involves driving silicon test requirements, bench testing, and post-silicon validation, with opportunities to influence new TPU generations and related metrics within high-volume manufacturing.

Qualifications

  • Bachelor's degree or equivalent experience.
  • 4 years in test or product engineering.
  • Experience in ASIC/SoC test development, bring-up, or debug.

Responsibilities

  • Develop and drive implementation of silicon test requirements with internal design teams and external vendors.
  • Participate in developing strategies for SoC product NPI, bring-up, verification, and qualification support.
  • Leverage ATE test experience to drive quality improvements.
  • Collaborate with design, DFT, and quality teams to drive post-silicon testing best practices.
  • Provide post-silicon production support including test program upgrades and data analysis.

Skills

Test engineering
Product engineering
ASIC/SoC test
Test development
Debugging

Education

Bachelor's degree or equivalent experience
4 years experience in test/product engineering

Tools

Advantest ATE
Teradyne UltraFlex+

Job description

Google Sunnyvale, CA is seeking a test/verification engineer to shape the future of AI/ML hardware acceleration. You will help develop and verify TPU architectures and integration within AI/ML systems, collaborating with design, DFT, and quality teams across mass fabrication.

The role involves driving silicon test requirements, bench testing, and post-silicon validation, with opportunities to influence new TPU generations and related metrics within high-volume manufacturing.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ATE Test Infra Engineer - Post-Silicon NPI for TPU
Senior ATE Test Infra Engineer - Post-Silicon NPI for TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior ASIC Verification Engineer for AI/ML Hardware (TPU)
Senior ASIC Verification Engineer for AI/ML Hardware (TPU)

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
ATE Test Infrastructure Engineer - TPU & AI Hardware
ATE Test Infrastructure Engineer - TPU & AI Hardware

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
Bonus target
ML-TPU ASIC Verification Engineer
ML-TPU ASIC Verification Engineer

Google • Sunnyvale (CA)

On-site
USD 127,000 - 187,000
TPU SoC Design Engineer - AI Hardware
TPU SoC Design Engineer - AI Hardware

Google • Sunnyvale (CA)

On-site
USD 116,000 - 166,000
TPU Silicon Validation Product Engineer
TPU Silicon Validation Product Engineer

Socket.dev • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Senior ASIC Verification Engineer - TPU AI Hardware
Senior ASIC Verification Engineer - TPU AI Hardware

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity compensation
Bonus target
TPU Hardware Design Engineer for AI/ML Acceleration
TPU Hardware Design Engineer for AI/ML Acceleration

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
TPU SoC Design Engineer: AI Hardware Accelerator
TPU SoC Design Engineer: AI Hardware Accelerator

Google • Town of Montana (WI)

On-site
USD 116,000 - 165,000
Senior ASIC Verification Engineer for AI/ML TPU Hardware
Senior ASIC Verification Engineer for AI/ML TPU Hardware

Socket.dev • Sunnyvale (CA)

On-site
USD 142,000 - 236,000