ASIC Engineer, Implementation - CAD

Meta

Sunnyvale (CA)

On-site

USD 114,000 - 172,000

Full time

15 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Meta seeks an ASIC Implementation Engineer to join the Infrastructure Silicon team in Sunnyvale, CA. You will develop CAD methodologies, flows, and automation for front-end and back-end ASIC implementation from RTL through signoff.

You will collaborate with design, physical design, and verification engineers to enable high-quality tape-outs of Meta's next-generation data-center chips. Relevant CAD/EDA experience is essential, and Python is strongly preferred.

Qualifications

  • Bachelor's degree completed before joining Meta.
  • 2+ years of experience in synthesis & physical design.
  • Proficiency in Python for algorithms and automation.
  • Experience developing CAD/EDA tools, flows or automation.
  • Experience with RTL synthesis, physical design and PPA optimization.

Responsibilities

  • Design and maintain production CAD platforms and web-based tooling for silicon exploration.
  • Build data models and Python APIs for large-scale design data to speed up analysis.
  • Develop tooling for SOC floorplans and early exploration across hierarchy.
  • Develop debug features for connectivity and timing/area optimization.
  • Create automation across FE tools and coordinate with design teams.

Skills

Python
Synthesis & Physical Design
Automation
Cross-functional collaboration

Education

Bachelor's degree in Computer Science or Computer Engineering or equivalent

Job description

Meta is seeking an ASIC Implementation Engineer to join our Infrastructure Silicon team, focused on building custom silicon for data center applications. In this role, you will develop and maintain CAD methodologies, flows, and automation scripts that support front-end and back-end ASIC implementation, from RTL through physical design signoff. You will work closely with design, physical design, and verification engineers to enable efficient, high-quality tape-outs of Meta's next-generation infrastructure chips.

ASIC Engineer, Implementation - CAD Responsibilities:
  • Design, develop and maintain production-level CAD platforms and web-based design tooling for interactive silicon architecture exploration, floorplan visualization and automated engineering analysis
  • Build runtime-optimized data models, algorithms and Python APIs for large-scale design data — netlist, LEF/DEF, pin/track and connectivity databases — delivering order-of-magnitude runtime improvements over native EDA solutions
  • Develop tooling for generating SOC floorplans at chip, subsystem, and block level, and drive early floorplan exploration, block shaping, and area/dimension estimation to bridge architecture and implementation
  • Develop debug features for logical and physical connectivity and beachfront analysis on DEF and netlist data — evaluating pin locations, port configurations and connectivity consistency — including pipe/shim and feedthrough insertion for timing and area optimization
  • Develop automation and methodology across all FE tools (Synthesis, Physical Design, STA, Power, Floorplanning, Connectivity Analysis, Pin Planning), and partner with Design, DV, Architecture and Physical Design engineers on handoffs and timing/congestion/connectivity feedback
Minimum Qualifications:
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of experience in synthesis & physical design
  • Proficiency in Python for algorithm development, engineering analysis, and automation
  • Experience developing CAD/EDA tools, flows, or engineering automation
  • Experience with RTL synthesis, physical design and PPA optimization, and knowledge of front-end and back-end ASIC tools
  • Experience working across cross-functional teams and vendors to debug timing, area, and power issues
Preferred Qualifications:
  • Experience with DEF, netlists, floorplanning data, pin definition generation and PG-aware pin placement across hierarchical partitions
  • Demonstrated software engineering fundamentals: data structures and algorithms, computational geometry, and performance optimization on large datasets
  • Experience with multi-chiplet connectivity, feedthrough evaluation, clock/voltage/reset domains and 2.5D/3D SoIC assembly
  • Experience writing parsers and data models for industry-standard design formats (Verilog netlist, LEF/DEF, Liberty, SDC)
  • Experience building web-based engineering applications — interactive visualization frameworks, client-server architecture, session and state management
About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and affirmative action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$114,000/year to $172,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Engineer, EDA Infrastructure
ASIC Engineer, EDA Infrastructure

Meta • Menlo Park (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
ASIC Engineer, Power
ASIC Engineer, Power

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
Equity
Bonus
Benefits
ASIC Implementation Engineer, Static Verification
ASIC Implementation Engineer, Static Verification

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Equity
Bonus
Benefits
Silicon Engineer
Silicon Engineer

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Design Verification Engineer, DFT
ASIC Design Verification Engineer, DFT

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Implementation Engineer - Static Verification
ASIC Implementation Engineer - Static Verification

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000