ASIC Implementation Engineer - Static Verification

Meta

Sunnyvale (CA)

On-site

USD 114,000 - 172,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Meta is hiring ASIC Frontend Implementation Engineers in our Infrastructure organization. You will work on front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, and synthesis to build efficient SoC IP for data center applications.

Responsibilities include clock and reset domain checks, RTL DFT analysis, creating automation scripts, and collaborating with Design, DV, and Emulation teams to deliver timing-accurate netlists.

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, or related field; degree completed before joining Meta.
  • 2+ years of experience in static verification tools.
  • Experience with Lint, Clock Domain Crossing and Reset Domain crossing.
  • Experience with SOC CDC signoff.
  • Knowledge of SOC Integration (Clocking, Reset, PLL).
  • Knowledge of front-end ASIC flows.
  • Experience with RTL design using SystemVerilog or other HDL.
  • Experience communicating across internal teams and vendors.

Responsibilities

  • Perform Flat and Hierarchical Clock Domain Crossing analysis and sign off CDC with designers.
  • Perform Flat and Hierarchical Reset Domain crossing checks and develop reset sequences.
  • Perform RTL Lint and create waivers with designers.
  • Perform RTL DFT analysis and improve DFT coverage for stuck-at faults.
  • Run logic/physical synthesis and generate optimized gate-level netlists.
  • Develop automation scripts and methodology for FE-tools (Lint, CDC, RDC).
  • Collaborate with Design, DV, and Emulation teams and provide timing/congestion feedback.

Skills

SystemVerilog
RTL design
CDC analysis
Lint tools
DFT analysis
Scripting

Education

Bachelor's degree in Computer Science or Computer Engineering

Tools

Design Compiler
Spyglass
PrimeTime
Formality

Job description

Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications.

ASIC Implementation Engineer - Static Verification Responsibilities:
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC
  • Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC
  • Perform RTL Lint and work with the Designers to create waivers
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC,)
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback
Minimum Qualifications:
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of experience in static verification tools
  • Experience with Lint, Clock Domain & Reset Domain crossing
  • Experience with SOC CDC signoff
  • Knowledge of SOC Integration (Clocking, Reset, PLL, etc)
  • Knowledge of front-end ASIC flows
  • Experience with RTL design using SystemVerilog or other HDL
  • Experience with communicating across functional internal teams and vendors
Preferred Qualifications:
  • Experience with SOC Design Integration and Front-End Implementation
  • Experience with Netlist-CDC Analysis and improving MTBF
  • Knowledge of Timing/physical libraries, SRAM Memories
  • Scripting and programming experience using Perl/Python, TCL, and Make
  • Experience with developing structural rule based checks for RTL & Netlist
  • Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools
About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affi

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics.

Meta participates in the E-Verify program in certain locations, as required by law.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$114,000/year to $172,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Engineer, Design Verification
ASIC Engineer, Design Verification

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
ASIC Engineer, EDA Infrastructure
ASIC Engineer, EDA Infrastructure

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Power Management Design Verification
ASIC Engineer, Power Management Design Verification

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer, Architecture
ASIC Engineer, Architecture

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Architecture
ASIC Engineer, Architecture

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer, Infra Silicon Enablement (Host & Userspace)
ASIC Engineer, Infra Silicon Enablement (Host & Userspace)

Meta • Sunnyvale (CA)

On-site
USD 173,000 - 249,000
Bonus
Equity
Benefits
ASIC Engineer, Physical Design
ASIC Engineer, Physical Design

Meta • Austin (TX), Sunnyvale (CA)

On-site
USD 178,000 - 250,000
ASIC Engineer, Power
ASIC Engineer, Power

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000