Silicon Engineer

Meta

Sunnyvale (CA)

On-site

USD 114,000 - 172,000

Full time

2 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Meta is seeking ASIC Design Engineers within the Infrastructure organization to build cutting edge ASICs for ML, video transcoding, and network acceleration in Sunnyvale, CA. You will explore architectures and develop micro-architectures, identifying and integrating IP while coordinating with verification and implementation teams to meet timing and power targets.

The role requires a BS in CS/CE or related field, 2+ years in relevant RTL/micro-architecture, and proficiency with Verilog,

Qualifications

  • Bachelor's degree in CS/CE or related field, completed before joining Meta.
  • 2+ years in micro-architecture and RTL development for complex IPs OR experience in SoC micro-architecture, design and integration.
  • RTL development using Verilog, SystemVerilog and HLS.

Responsibilities

  • Architecture exploration.
  • Micro-architecture development.
  • Soft and hard IP identification, selection and integration; collaboration with verification and emulation teams in test plan development and debug.
  • Collaboration with implementation team to close the design on timing and power.

Skills

RTL development
Micro-architecture
IP integration
Synthesis
Timing closure
Formal verification
CPU/NOC/Memory subsystems

Education

Bachelor's degree in CS/CE or related field

Tools

Verilog
SystemVerilog
HLS

Job description

Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration.

Silicon Engineer Responsibilities:
  • Architecture exploration
  • Micro-architecture development
  • Soft and hard IP identification, selection and integration. Collaboration with verification and emulation teams in test plan development and debug
  • Collaboration with implementation team to close the design on timing and power
Minimum Qualifications:
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of experience in micro-architecture and RTL development for complex control and data path IPs OR Experience in SoC Micro-architecture, Design and Integration
  • RTL development using Verilog, System Verilog and HLS
Preferred Qualifications:
  • Experience in CPU, NOC, Memory and Peripheral Subsystems
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • Master’s or PhD degree in Electrical Engineering, Computer Science or related areas
  • Experience in data path development
About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$114,000/year to $172,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Silicon Engineer
Silicon Engineer

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
ASIC Engineer, EDA Infrastructure
ASIC Engineer, EDA Infrastructure

Meta • Menlo Park (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer, Power Management Design Verification
ASIC Engineer, Power Management Design Verification

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Technical Lead, Infrastructure Silicon Validation
Technical Lead, Infrastructure Silicon Validation

Meta • Sunnyvale (CA)

On-site
USD 212,000 - 294,000
Bonus
Equity
Benefits
ASIC Implementation Engineer - Static Verification
ASIC Implementation Engineer - Static Verification

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • San Diego (CA)

On-site
USD 146,000 - 209,000
Equity
Benefits package
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits