SoC DFT Intern — Hands-On Test & Automation

NXP Semiconductors

Austin (TX)

Hybrid

USD 28,000 - 41,000

Part time

2 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

NXP Semiconductors is seeking a motivated DFT Intern for the Digital Design - DFT team in Austin, TX. You will collaborate with engineers to develop and implement DFT methodologies for ASIC designs, gaining hands-on experience with industry-standard tools and test flows.

The role involves working with RTL and verification teams, contributing to automation, and documenting methodologies and results while returning to school after the internship.

Qualifications

  • Pursuing a Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong understanding of digital logic design and VLSI fundamentals.
  • Familiarity with Verilog/VHDL and scripting languages (Python, Perl, or TCL).
  • Exposure to DFT concepts such as scan chains, ATPG, and BIST is a plus.
  • Experience with EDA tools from Synopsys, Cadence, or Mentor Graphics is desirable.

Responsibilities

  • Assist in the implementation of DFT techniques such as scan insertion, boundary scan, and memory BIST.
  • Support ATPG pattern generation and validation using industry-standard tools.
  • Help with test coverage analysis and debug of test patterns.
  • Collaborate with RTL designers and verification teams to ensure testability requirements are met.
  • Contribute to automation of DFT flows using scripting languages (e.g., Python, Perl, TCL).
  • Document DFT methodologies, test plans, and results.

Skills

Digital logic
VLSI fundamentals
Verilog/VHDL
DFT concepts
Communication

Education

Bachelor’s or Master’s in EE/CE

Tools

Synopsys
Cadence
Mentor Graphics

Job description

NXP Semiconductors is seeking a motivated DFT Intern for the Digital Design - DFT team in Austin, TX. You will collaborate with engineers to develop and implement DFT methodologies for ASIC designs, gaining hands-on experience with industry-standard tools and test flows.

The role involves working with RTL and verification teams, contributing to automation, and documenting methodologies and results while returning to school after the internship.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SOC DFT Intern - Spring 2027
SOC DFT Intern - Spring 2027

NXP Semiconductors • Austin (TX)

On-site
USD 28,000 - 41,000
Digital Design Intern — Hands-on Lab & Verification
Digital Design Intern — Hands-on Lab & Verification

NXP Semiconductors • Austin (TX)

Hybrid
USD 28,000 - 41,000
Digital Physical Design Intern: Hands-On & Growth
Digital Physical Design Intern: Hands-On & Growth

NXP Semiconductors • Austin (TX)

Hybrid
USD 28,000 - 34,000
Equal Opportunity Employer
Digital Design Intern: Hands-on Lab & Code
Digital Design Intern: Hands-on Lab & Code

NXP Semiconductors • Austin (TX)

Hybrid
USD 28,000 - 39,000
Junior DFT Design Engineer - SoC Test & Pattern Debug
Junior DFT Design Engineer - SoC Test & Pattern Debug

NXP Semiconductors • Austin (TX)

Hybrid
USD 70,000 - 100,000
DFT Design Engineer: RTL & Test Innovation
DFT Design Engineer: RTL & Test Innovation

Intel Corporation • Austin (TX)

On-site
USD 142,000 - 200,000
Stock bonuses
Health benefits
Vacation
DFT Design Engineer for SoC RTL & Test Innovation
DFT Design Engineer for SoC RTL & Test Innovation

Intel • Austin (TX)

On-site
USD 141,000 - 201,000
Stock bonuses
Health benefits
Paid time off
Digital IC Design & Layout Intern
Digital IC Design & Layout Intern

NXP Semiconductors • Austin (TX)

Hybrid
USD 28,000 - 39,000
Senior DFT Engineer – SoC Test & Silicon Validation
Senior DFT Engineer – SoC Test & Silicon Validation

Arm Limited • Austin (TX)

Hybrid
USD 198,000 - 268,000
Accommodations during recruitment
DFT Engineering Intern: ASIC Flow & Verification
DFT Engineering Intern: ASIC Flow & Verification

The Consensus • San Jose (CA)

On-site
Housing support
Daily meals in office
Mentorship from engineers