Analog Design Intern, MS

Jobtailor

California (MO)

On-site

USD 55,000 - 83,000

Part time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Marvell seeks a master’s student in MSEE or MSCE to design and verify test chip experiments using Verilog simulation, and to develop Verilog-based test patterns for hardware validation.

You will create software tools in Perl, Python, and Tcl for design support, hardware characterization, data processing, and results analysis, and work in Linux/Unix environments.

Expected graduation Fall 2027 to Summer 2028; strong teamwork and export-control information eligibility required.

Qualifications

  • Enrolled in a Master’s program in MSEE, MSCE or related field.
  • Expected graduation Fall 2027 - Summer 2028.
  • Strong understanding of digital logic circuits, memory architectures, I/O circuits, and semiconductor device physics.
  • Proven experience in design and development.
  • Proficiency in Linux/Unix environments.
  • Excellent communication skills (verbal and written).
  • Export-controlled information eligibility as defined by law.

Responsibilities

  • Design and verify test chip experiments using Verilog simulation.
  • Develop, generate, simulate, and debug Verilog-based test patterns for hardware validation.
  • Develop and maintain lab environments supporting hardware debug, diagnostics, characterization, and data collection.
  • Create software tools and automation scripts in Perl, Python, and Tcl for design support, hardware characterization, data processing, and results analysis.
  • Analyze, summarize, document, and present characterization and validation results to engineering teams.
  • Provide hardware validation for SRAM, logic, I/O, and security circuits across Marvell units in advanced semiconductor nodes.

Skills

Verilog Simulation
Hardware Validation
Digital Logic Circuits
Memory Architectures
I/O Circuits
Semiconductor Device Physics
Linux/Unix Proficiency
Automation Scripting
Data Processing
Results Analysis

Education

Master's Degree in MSEE
Master's Degree in MSCE

Tools

Perl
Python
Tcl

Job description

Design and verify test chip experiments using Verilog simulation
Develop, generate, simulate, and debug Verilog-based test patterns for hardware validation of test chip experiments
Develop and maintain laboratory environments supporting hardware debug, diagnostics, characterization, and measurement data collection
Create software tools and automation scripts in Perl, Python, and Tcl for design support, hardware characterization, laboratory measurements, data processing, and results analysis
Analyze, summarize, document, and present characterization and validation results to engineering teams and stakeholders
Provide hardware validation for custom SRAM, logic, I/O, and security circuits across Marvell business units in advanced semiconductor technology nodes

Requirements
  • Currently enrolled in a Master's Degree in MSEE, MSCE, or a related field
  • Expected graduation date of Fall 2027 - Summer 2028
  • Strong understanding of digital logic circuits, memory architectures, I/O circuits, and semiconductor device physics
  • Proven experience in design and development
  • Excellent verbal and written communication skills
  • Proficiency in Linux/Unix environments
  • Strong programming and scripting skills in Perl and Python
  • Ability to work effectively in cross-functional, multidisciplinary teams to solve complex technical challenges
  • Applicants must be eligible to access export-controlled information as defined under applicable law
  • Except for U.S. citizens, lawful permanent residents, or protected individuals, applicants may be subject to an export license review process prior to employment
Core Competencies

Demonstrates expertise in Verilog simulation and hardware validation, with strong programming skills in Perl and Python for automation and data analysis. Proficient in digital logic circuits and semiconductor device physics, capable of collaborating effectively in multidisciplinary teams.

Highest-signal resume keywords
  • Verilog Simulation
  • Hardware Validation
  • Programming in Perl
  • Programming in Python
  • Digital Logic Circuits
Hard Skills
  • Verilog Simulation
  • Hardware Validation
  • Digital Logic Circuits
  • Memory Architectures
  • I/O Circuits
  • Semiconductor Device Physics
  • Linux/Unix Proficiency
  • Automation Scripting
  • Data Processing
  • Results Analysis
Soft Skills
  • Excellent Communication Skills
  • Team Collaboration
Certifications & Qualifications
  • Master's Degree in MSEE
  • Master's Degree in MSCE
Industry Keywords
  • Semiconductor Technology
  • Export-Controlled Information
Tools & Technologies
  • Perl
  • Python
  • Tcl
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Analog Design Intern: Verilog Validation & Lab Automation
Analog Design Intern: Verilog Validation & Lab Automation

Jobtailor • California (MO)

On-site
USD 55,000 - 83,000
IC Validation Engineer Intern
IC Validation Engineer Intern

Jobtailor • Westlake Village (CA)

On-site
USD 34,000 - 55,000
Hands-on lab
RF/Microwave exposure
Design Verification Intern – MS
Design Verification Intern – MS

Jobtailor • California (MO)

On-site
USD 65,000 - 85,000
Design Verification Intern
Design Verification Intern

Jobtailor • California (MO)

Hybrid
USD 28,000 - 48,000
Physical Design Engineer Intern, MS
Physical Design Engineer Intern, MS

Jobtailor • California (MO)

On-site
USD 60,000 - 80,000
Functional Validation Intern
Functional Validation Intern

Jobtailor • California (MO)

On-site
USD 21,000 - 34,000
Physical Design Engineer Intern
Physical Design Engineer Intern

Jobtailor • California (MO)

On-site
USD 34,000 - 48,000
Application Engineer Intern
Application Engineer Intern

Jobtailor • Santa Clara (CA)

On-site
USD 40,000 - 60,000
Firmware Engineer Intern
Firmware Engineer Intern

Jobtailor • Santa Clara (CA)

On-site
USD 33,000 - 45,000
Mixed Signal Design Verification Engineer
Mixed Signal Design Verification Engineer

Jobtailor • Oregon (WI)

On-site
USD 110,000 - 150,000