Design Verification Intern – MS

Jobtailor

California (MO)

On-site

USD 65,000 - 85,000

Full time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Jobtailor is seeking a Master's student in Electrical Engineering or Computer Engineering to join our design verification teams working on next-gen cloud, AI, storage, and networking solutions. You will dive into processor architecture and use industry-standard tools to simulate real-world conditions.

You will develop automated tests, troubleshoot complex hardware/software interactions, and collaborate with multiple teams to deliver robust and scalable products.

Qualifications

  • Currently enrolled in a Master's Degree in Electrical Engineering, Computer Engineering, or a related field.
  • Expected graduation date between Fall 2027 and Summer 2028.
  • Completed courses focusing on computer architecture, logic, processor, memory system, Verilog, VLSI, VHDL, UVM, analog, integrated circuit design, digital logic design, SoC/ASIC design, verification principles, signals, system and signal processing

Responsibilities

  • Work on design verification teams supporting next-generation cloud, AI, storage, and networking solutions
  • Dive deep into the architecture of cutting-edge processors
  • Use industry-standard tools to create simulation environments that mimic real-world conditions
  • Develop automated tests to stress chip designs and identify hidden flaws and failed simulations
  • Troubleshoot simulation failures and hardware design issues
  • Analyze test coverage results and metrics
  • Collaborate with chip architects, designers, software teams, physical design teams, and digital design teams
  • Contribute to robust, scalable solutions and real products

Skills

Python
C
C++
Perl
Java
RTL integration
Analytical skills

Education

Master's Degree in Electrical Engineering

Tools

Synopsys
Cadence
Mentor Graphics

Job description

  • Work on design verification teams supporting next-generation cloud, AI, storage, and networking solutions
  • Dive deep into the architecture of cutting-edge processors
  • Use industry-standard tools to create simulation environments that mimic real-world conditions
  • Develop automated tests to stress chip designs and identify hidden flaws and failed simulations
  • Troubleshoot simulation failures and hardware design issues
  • Analyze test coverage results and metrics
  • Collaborate with chip architects, designers, software teams, physical design teams, and digital design teams
  • Contribute to robust, scalable solutions and real products
Requirements
  • Currently enrolled in a Master's Degree in Electrical Engineering, Computer Engineering, or a related field
  • Expected graduation date between Fall 2027 and Summer 2028
  • Completed courses focusing on computer architecture, logic, processor, memory system, Verilog, VLSI, VHDL, UVM, analog, integrated circuit design, digital logic design, SoC/ASIC design, verification principles, signals, system and signal processing
  • Proficiency in programming and scripting languages such as Python, C, C++, Perl, and Java
  • Experience using tools such as Synopsys, Cadence, or Mentor to run simulations and write and debug a testbench
  • Hands-on experience with RTL integration and bring-up system
  • Experience debugging complex hardware/software interactions
  • Strong analysis, problem-solving, and communication skills
  • Applicants must be eligible to access export-controlled information under applicable U.S. law; some applicants may be subject to an export license review process
Core Competencies

Demonstrates expertise in chip design verification, utilizing programming languages such as Python and C++, and industry-standard tools for simulation and testing. Strong analytical and problem-solving skills are essential for troubleshooting hardware design issues and ensuring robust solutions.

Highest-signal resume keywords
  • Master's Degree In Electrical Engineering
  • Proficiency In Python, C, C++, Perl, Java
  • Experience With Synopsys, Cadence, Mentor
  • Hands-On Experience With RTL Integration
  • Strong Analysis And Problem-Solving Skills
ATS Optimization Keywords
Hard Skills
  • Computer Architecture
  • Logic Design
  • Processor Design
  • Memory System Design
  • Verilog
  • VLSI
  • VHDL
  • UVM
  • Digital Logic Design
  • SoC/ASIC Design
Soft Skills
  • Communication Skills
  • Problem-Solving Skills
Industry Keywords
  • Design Verification
  • Chip Design
  • Export-Controlled Information
  • Integrated Circuit Design
  • System And Signal Processing
Tools & Technologies
  • Simulation Environments
  • Testbench Debugging
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Intern
Design Verification Intern

Jobtailor • California (MO)

Hybrid
USD 28,000 - 48,000
Physical Design Engineer Intern
Physical Design Engineer Intern

Jobtailor • California (MO)

On-site
USD 34,000 - 48,000
Physical Design Engineer Intern, MS
Physical Design Engineer Intern, MS

Jobtailor • California (MO)

On-site
USD 60,000 - 80,000
Research Engineer – System Technology, PhD Intern
Research Engineer – System Technology, PhD Intern

Jobtailor • California (MO)

On-site
USD 140,000 - 190,000
Analog Design Intern, MS
Analog Design Intern, MS

Jobtailor • California (MO)

On-site
USD 55,000 - 83,000
Lead Hardware Engineer
Lead Hardware Engineer

Jobtailor • California (MO)

On-site
USD 120,000 - 180,000
Functional Validation Intern
Functional Validation Intern

Jobtailor • California (MO)

On-site
USD 21,000 - 34,000
Design Verification Engineer
Design Verification Engineer

MaximaTek • Chicago (IL)

On-site
USD 90,000 - 120,000
Mixed Signal Design Verification Engineer
Mixed Signal Design Verification Engineer

Jobtailor • Oregon (WI)

On-site
USD 110,000 - 150,000
Design Verification Technical Architect
Design Verification Technical Architect

Quest Global • Santa Clara (CA)

On-site
USD 150,000 - 190,000
Health insurance
Paid time off
Retirement plan