AI Silicon Frontend Design Engineer (Contract)

OHO Group (Lithuania)

Austin (TX)

On-site

USD 96,000 - 179,000

Part time

28 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

The Oho Group is partnering with an exciting AI hardware company in Austin, TX, seeking contract hardware engineers to push first-generation silicon. You will develop RTL for AI-focused subsystems and optimize datapaths, memory, and performance.

Responsibilities include leading synthesis, timing closure, and frontend verification, plus HW/SW co-optimization with architecture teams for AI workloads. 5+ years in silicon/ASIC frontend design and strong Verilog/SystemVerilog skills are required.

Qualifications

  • 5+ years in silicon/ASIC frontend design.
  • Strong RTL expertise in Verilog/SystemVerilog.
  • Experience with synthesis, timing analysis, verification, and power optimization.
  • Deep understanding of PPA trade-offs and memory bandwidth optimization (SRAM).
  • Proficiency with EDA tools including Verilator, Yosys, and OpenSTA.

Responsibilities

  • Develop and optimize RTL for AI centric hardware subsystems.
  • Implement micro-architectures focused on datapaths, memory, and performance.
  • Drive PPA optimization across frequency, power, and area targets.
  • Lead synthesis, timing closure, and frontend verification.
  • Collaborate with architecture teams on HW/SW co-optimization for AI workloads.

Skills

Silicon/ASIC frontend design
RTL (Verilog/SystemVerilog)
Synthesis & timing analysis
Power optimization
Memory bandwidth optimization

Tools

Verilator
Yosys
OpenSTA

Job description

The Oho Group is partnering with an exciting AI hardware company in Austin, TX, seeking contract hardware engineers to push first-generation silicon. You will develop RTL for AI-focused subsystems and optimize datapaths, memory, and performance.

Responsibilities include leading synthesis, timing closure, and frontend verification, plus HW/SW co-optimization with architecture teams for AI workloads. 5+ years in silicon/ASIC frontend design and strong Verilog/SystemVerilog skills are required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Contract Hardware Design Engineer
Contract Hardware Design Engineer

Oho Group • Austin (TX)

On-site
USD 96,000 - 179,000
Senior ASIC Front‑End Design Engineer for AI Inference
Senior ASIC Front‑End Design Engineer for AI Inference

Anysilicon • Sunnyvale (CA)

Hybrid
USD 180,000 - 240,000
Senior ASIC Design Engineer - Front-End & Verification
Senior ASIC Design Engineer - Front-End & Verification

AMD • San Jose (CA)

Hybrid
USD 140,000 - 190,000
Benefits at a glance
Senior CPU Front-End Architect & AI-Driven RTL Lead
Senior CPU Front-End Architect & AI-Driven RTL Lead

Intel • Phoenix (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior ASIC/FPGA Design Engineer – VLSI for AI Infra
Senior ASIC/FPGA Design Engineer – VLSI for AI Infra

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 160,000 - 180,000
Competitive salary with equity
Full Medical & Dental coverage
Opportunity to work on next-generation semiconductor technology
Principal Front-End Design Engineer: AI-Driven SoC
Principal Front-End Design Engineer: AI-Driven SoC

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
AI Inference RTL Engineer – High-Performance ASICs
AI Inference RTL Engineer – High-Performance ASICs

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2000 per month
+2
Senior RTL Architect for AI Accelerator Hardware
Senior RTL Architect for AI Accelerator Hardware

River AI Inc. • Palo Alto (CA), Austin (TX)

On-site
USD 200,000 - 420,000
Health benefits
Dental benefits
Vision benefits
+2
Lead ASIC Design Engineer - AI Accelerator & SoC
Lead ASIC Design Engineer - AI Accelerator & SoC

OHO Group (Lithuania) • San Jose (CA)

On-site
USD 180,000 - 360,000
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Anysilicon • Sunnyvale (CA)

Hybrid
USD 180,000 - 240,000