Senior DFT (Design for Test) Engineer

Capgemini Engineering

Vila Nova de Gaia

Hybrid

EUR 60,000 - 90,000

Full time

27 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance
Hybrid work environment
Career growth programs
Training and certifications
International project exposure
Referral program

Job summary

Capgemini Engineering is seeking a Senior DFT Engineer in Porto to advance DFT strategies across complex SOC designs. You will implement scan strategies, JTAG/ATPG flows, and MBIST, collaborating with Physical Design and STA teams to meet timing closures.

The ideal candidate has 6+ years of DFT experience, strong scripting skills, and proficiency with leading EDA tools. Hybrid work and global project exposure are offered.

Qualifications

  • 6+ years hands-on experience with DFT/test flows for large SOCs.
  • Strong knowledge of JTAG, ATPG, MBIST/LBIST and IEEE 1500.
  • Experience with major EDA tools: Synopsys DFT Compiler, Tetramax, Tessent, VCS, Modus/Encounter.
  • RTL simulation, synthesis, Linting, CDC/RDC checks, STA and quality metrics a plus.
  • Scripting in Perl/Tcl/Python.
  • Excellent written and spoken English; strong communication in multicultural environments.

Responsibilities

  • Implement DFT techniques across projects and validate patterns.
  • Collaborate with Physical Design and STA teams to address timing constraints.
  • Develop and optimize ATPG patterns to improve test coverage and efficiency.
  • Verify DFT circuitry and interfaces; debug simulation and timing issues.
  • Support silicon bring-up and debugging of test-related issues.
  • Participate in technical reviews and improve DFT methodologies and flows.

Skills

DFT
ATPG
JTAG
MBIST/LBIST
Perl
Tcl
Python
English
Problem solving
Communication

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

Synopsys DFT Compiler
Tetramax
Tessent
VCS
Modus/Encounter

Job description

CAPGEMINI ENGINEERING
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.

YOUR ROLE
  • Perform DFT implementation in line with established test methodologies for advanced process nodes.
  • Execute block-level and top-level DFT insertion, including scan compression, (i)JTAG, ATPG, pattern validation and simulation, MBIST, and LBIST.
  • Develop and validate ATPG patterns, driving improvements in test coverage and pattern efficiency.
  • Verify DFT circuitry and interfaces with other blocks and IPs, identifying and debugging simulation and timing issues.
  • Collaborate closely with Physical Design and STA teams to address DFT-related timing constraints and support timing closure.
  • Perform hierarchical test implementation and retargeting across complex SoC designs.
  • Debug and optimize key DFT quality metrics, including fault coverage and pattern efficiency.
  • Support silicon bring-up, diagnosis, and physical failure analysis, contributing to the identification and resolution of test-related issues.
  • Participate in technical reviews and contribute to the continuous improvement of DFT methodologies, flows, and automation.
YOUR PROFILE
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 6+ years of hands-on experience with DFT and test flows with commercial EDA tools for large and complex SOCs.
  • Strong fundamental knowledge of DFT techniques including JTAG, ATPG, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST/LBIST.
  • Experience with one of the main EDAs providers: Synopsys DFT Complier, Tetramax, VCS, Tessent and Modus/Encounter tool suite.
  • Experience in RTL simulation, synthesis, Linting, CDC and RDC checks, STA, DFT, quality metrics is a plus.
  • Hands-on in Perl/Tcl/Python scripting.
  • Good command of English, both written and spoken.
  • Strong problem-solving skills and attention to detail.
  • Excellent communication skills and ability to work effectively in multicultural and multidisciplinary environments.
What You'll Love About Working Here
  • Join a multicultural and inclusive team environment.
  • Enjoy a supportive atmosphere promoting work life balance.
  • Hybrid work.
  • Your career growth is central to our mission. Our array of career growth programs and diverse professionals are crafted to support you in exploring a world of opportunities.
  • Access valuable training and certifications in cutting edge technologies.
  • Engage in exciting national and international projects.
  • Health and life insurance.
  • Referral program with bonuses for talent recommendations.
  • Great office locations.
About Capgemini

Capgemini is the business transformation partner for enterprises in the age of AI. We help organizations imagine and build an intelligent, sustainable future, combining AI, technology and human ingenuity to transform how they operate, innovate and grow. With unique end-to-end capabilities spanning strategy, technology, engineering and intelligent operations, we bring together deep industry expertise and market-leading capabilities in AI, cloud and data to turn ambition into measurable business outcomes at scale. Supported by a robust ecosystem of partners and nearly 60 years of expertise, Capgemini is a responsible and diverse global organization of over 410,000 team members in more than 50 countries.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT (Design for Test) Engineer
Senior DFT (Design for Test) Engineer

Capgemini • Lisboa

Hybrid
EUR 70,000 - 110,000
Health and life insurance
Hybrid work environment
Career growth programs
+4
Senior DFT Engineer — Hybrid SoC Test Lead
Senior DFT Engineer — Hybrid SoC Test Lead

Capgemini • Lisboa

Hybrid
EUR 70,000 - 110,000
Health and life insurance
Hybrid work environment
Career growth programs
+4
Senior RTL Engineer
Senior RTL Engineer

Capgemini Engineering • Porto

On-site
EUR 65,000 - 90,000
Health and life insurance
Referral program with bonuses fortal…
Great office locations
RTL Engineer
RTL Engineer

Capgemini Engineering • Porto

On-site
EUR 70,000 - 110,000
Hybrid work
Health and life insurance
Referral program with bonuses
+1
RTL Engineer
RTL Engineer

Capgemini Engineering • Fundão

On-site
EUR 55,000 - 75,000
Hybrid work
Health and life insurance
Referral program with bonuses
+3
RTL Engineer
RTL Engineer

Capgemini Engineering • Lisboa

On-site
EUR 60,000 - 90,000
Hybrid work
Health and life insurance
Referral bonuses
+2
Senior DFT Design Engineer: SoC Test & Automation (Hybrid)
Senior DFT Design Engineer: SoC Test & Automation (Hybrid)

Capgemini Engineering • Vila Nova de Gaia

Hybrid
EUR 60,000 - 90,000
Health insurance
Hybrid work environment
Career growth programs
+3
RTL Engineer
RTL Engineer

Capgemini Engineering • Vila Nova de Gaia

On-site
EUR 45,000 - 65,000
Hybrid work
Health and life insurance
Referral bonuses
+2
Analog Layout Engineer (FinFET technology)
Analog Layout Engineer (FinFET technology)

Capgemini Engineering • Fundão

On-site
EUR 52,000 - 76,000
Hybrid work
Health and life insurance
Referral program with bonuses
Analog Layout Engineer (FinFET technology)
Analog Layout Engineer (FinFET technology)

Capgemini Engineering • Vila Nova de Gaia

On-site
EUR 55,000 - 75,000
Hybrid work
Health & life insurance
Referral program
+4