RTL Engineer

Capgemini Engineering

Vila Nova de Gaia

Híbrido

EUR 45 000 - 65 000

Tempo integral

há 29 horas
Torna-te num dos primeiros candidatos

Recebe mais respostas dos empregadores

Envia um currículo específico para a oferta em poucos minutos.

Vantagens oferecidas por esta oferta de emprego

Hybrid work
Health and life insurance
Referral bonuses
Training and certifications
International projects

Resumo da oferta

Capgemini Engineering in Porto, Portugal, is seeking a Senior RTL Engineer to lead digital design from architecture through tape-out for high-performance, power-efficient products.

You will work with cross-functional teams to define microarchitectures, implement RTL using Verilog/SystemVerilog/VHDL, and ensure timing closure and verification across Lint, CDC, and Low Power methods. Hybrid work environment with global project exposure.

Qualificações

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 6+ years of experience in RTL, ASIC, SoC, or VLSI design.
  • Strong knowledge of Verilog, SystemVerilog, and/or VHDL.
  • Proven experience in microarchitecture definition and complex digital design development.
  • Solid understanding of SoC design methodologies and integration.
  • Hands-on experience with Lint, CDC, and Low Power design methodologies.
  • Good knowledge of synthesis flows and Static Timing Analysis (STA).
  • Familiarity with CPU architectures and instruction sets such as ARM, RISC-V, or x86.
  • Experience with scripting and programming languages such as Python, Perl, or C.
  • Understanding of verification methodologies and design flows.
  • Strong problem-solving skills and attention to detail.
  • Excellent communication skills and ability to work effectively in multicultural and multidisciplinary environments.

Responsabilidades

  • Drive digital design activities from architecture to tape-out.
  • Define and develop microarchitectures for complex blocks and SoCs.
  • Implement RTL designs using Verilog, SystemVerilog, or VHDL.
  • Perform RTL quality checks: Lint, CDC, Low Power verification.
  • Develop timing constraints; support synthesis and timing closure.
  • Collaborate with Verification, Synthesis, STA, Physical Design, and DFT teams.
  • Support design bring-up, integration, and tape-out activities.
  • Create and maintain automation scripts and design flows.
  • Participate in technical reviews and continuous improvement.

Conhecimentos

RTL design
ASIC/SoC/VLSI design
Verilog/SystemVerilog/VHDL
Microarchitecture definition
SoC integration
Lint/CDC/Low Power
Synthesis/STA
CPU architectures (ARM/RISC-V/x86)
Python/Perl/C
Communication skills
Multidisciplinary teamwork

Formação académica

Bachelor's or Master's degree in Electrical Engineering or Computer Engineering

Ferramentas

EDA tools
Synthesis tools

Descrição da oferta de emprego

CAPGEMINI ENGINEERING

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.

YOUR ROLE

As a Senior RTL Engineer, you will be responsible for driving digital design activities from architecture definition through tape-out, ensuring the successful delivery of high-performance and power-efficient products.

In this role, you will:

  • Perform feasibility studies to support system architecture definition, requirements analysis, and interface specification.
  • Define and develop microarchitectures for complex digital blocks and SoCs.
  • Implement RTL designs using Verilog, SystemVerilog, or VHDL.
  • Execute RTL quality checks, including Lint, CDC, and Low Power verification.
  • Develop timing constraints and support synthesis and timing closure activities.
  • Collaborate closely with Verification, Synthesis, STA, Physical Design, and DFT teams to achieve functionality, performance, power, and area targets.
  • Support design bring-up, integration, and tape-out activities.
  • Create and maintain automation scripts, design flows, and engineering tools to improve development efficiency.
  • Participate in technical reviews and contribute to continuous improvement initiatives.
YOUR PROFILE
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 6+ years of experience in RTL, ASIC, SoC, or VLSI design.
  • Strong knowledge of Verilog, SystemVerilog, and/or VHDL.
  • Proven experience in microarchitecture definition and complex digital design development.
  • Solid understanding of SoC design methodologies and integration.
  • Hands-on experience with Lint, CDC, and Low Power design methodologies.
  • Good knowledge of synthesis flows and Static Timing Analysis (STA).
  • Familiarity with CPU architectures and instruction sets such as ARM, RISC-V, or x86.
  • Experience with scripting and programming languages such as Python, Perl, or C.
  • Understanding of verification methodologies and design flows.
  • Strong problem-solving skills and attention to detail.
  • Excellent communication skills and ability to work effectively in multicultural and multidisciplinary environments.
What You’ll Love About Working Here
  • Join a multicultural and inclusive team environment.
  • Enjoy a supportive atmosphere promoting work life balance.
  • Hybrid work.
  • Your career growth is central to our mission. Our array of career growth programs and diverse professionals are crafted to support you in exploring a world of opportunities.
  • Access valuable training and certifications in cutting edge technologies.
  • Engage in exciting national and international projects.
  • Health and life insurance.
  • Referral program with bonuses for talent recommendations.
  • Great office locations.
About Capgemini

Capgemini is an AI-powered global business and technology transformation partner, delivering tangible business value. We imagine the future of organizations and make it real with AI, technology and people. With our strong heritage of nearly 60 years, we are a responsible and diverse group of 420,000 team members in more than 50 countries. We deliver end-to-end services and solutions with our deep industry expertise and strong partner ecosystem, leveraging our capabilities across strategy, technology, design, engineering and business operations.

Obtém a tua avaliação gratuita e confidencial do currículo.
ou arrasta e larga o ficheiro aqui.
Similar jobs

Ofertas semelhantes que vale a pena comparar

RTL Engineer
RTL Engineer

Capgemini Engineering • Lisboa

Híbrido
EUR 60 000 - 90 000
Hybrid work
Health and life insurance
Referral bonuses
+2
RTL Engineer
RTL Engineer

Capgemini • Odivelas

Híbrido
EUR 55 000 - 75 000
Health insurance
Life insurance
Hybrid work model
+2
Senior RTL Engineer: SoC Design & Tape-out
Senior RTL Engineer: SoC Design & Tape-out

Capgemini Engineering • Vila Nova de Gaia

Híbrido
EUR 45 000 - 65 000
Hybrid work
Health and life insurance
Referral bonuses
+2
Senior RTL Engineer - SoC Design & Tape-out Expert
Senior RTL Engineer - SoC Design & Tape-out Expert

Capgemini • Odivelas

Híbrido
EUR 55 000 - 75 000
Health insurance
Life insurance
Hybrid work model
+2
Senior RTL Engineer for High-Performance SoC Design (Hybrid)
Senior RTL Engineer for High-Performance SoC Design (Hybrid)

Capgemini Engineering • Lisboa

Híbrido
EUR 60 000 - 90 000
Hybrid work
Health and life insurance
Referral bonuses
+2
RF Analog Layout Engineer (FinFET Technology)
RF Analog Layout Engineer (FinFET Technology)

Capgemini Engineering • Porto

Híbrido
EUR 55 000 - 85 000
Hybrid work
Health and life insurance
Great office locations
+1
RF Analog Layout Engineer (FinFET Technology)
RF Analog Layout Engineer (FinFET Technology)

Capgemini Engineering • Lisboa

Híbrido
EUR 70 000 - 95 000
Hybrid work
Health and life insurance
Analog Layout Engineer (FinFET technology)
Analog Layout Engineer (FinFET technology)

Capgemini Engineering • Porto

Híbrido
EUR 45 000 - 65 000
Hybrid work
Health and life insurance
Referral program
+2
Analog Layout Engineer (FinFET technology)
Analog Layout Engineer (FinFET technology)

Capgemini Engineering • Vila Nova de Gaia

Híbrido
EUR 45 000 - 75 000
Health and life insurance
Hybrid work model
Career growth and training
Analog Layout Engineer (FinFET technology)
Analog Layout Engineer (FinFET technology)

Capgemini Engineering • Fundão

Híbrido
EUR 52 000 - 76 000
Hybrid work
Health and life insurance
Referral program with bonuses