DRAM Technology Sr. Layout Design Engineer

Micron Technology

Tlaquepaque

On-site

MXN 600,000 - 900,000

Full time

8 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Micron Technology, a global leader in memory and storage, seeks a DRAM Engineering Group Layout Designer who translates schematics into precise layouts for fabrication reticules. You will collaborate with design and CAD teams across global sites to meet deadlines and ensure reliability.

The role requires a Bachelor’s or Master’s in Electronics/VLSI/Mechatronics, strong CMOS layout experience, and proficiency with Cadence Virtuoso and Calibre.

Qualifications

  • Bachelor's or Master's degree in Electronics Engineering, VLSI Engineering, Mechatronics, or related field.
  • Experience developing custom layout designs in advanced CMOS technologies with proficiency in physical verification methodologies.
  • Strong understanding of layout fundamentals including electromigration, IR drop, latch-up, parasitic analysis, matching, shielding, coupling, and crosstalk effects.
  • Proficiency with Cadence Virtuoso design environments and verification tools such as Mentor Calibre.
  • Demonstrated problem-solving skills related to area optimization, power, performance, and layout quality.
  • Ability to collaborate effectively with circuit designers, CAD teams, and cross-functional engineering partners.

Responsibilities

  • Develop and optimize IP layouts for DRAM products while ensuring compliance with design, process, and reliability requirements.
  • Perform physical verification activities including DRC, LVS, EM, quality reviews, and documentation to support successful tape-out execution.
  • Collaborate with design, CAD, and global engineering teams to solve layout challenges and drive project success.
  • Guide and support team members through layout reviews, knowledge sharing, and technical problem-solving.
  • Plan, communicate, and present layout strategies, progress, and results to stakeholders across worldwide teams.

Skills

Layout design
Physical verification
Electromigration/IR drop analysis
Problem-solving
Cross-functional collaboration

Education

Bachelor's degree in Electronics Engineering
Master's degree in VLSI/related field

Tools

Cadence Virtuoso
Mentor Calibre

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

At Micron, we innovate to transform how the world uses information to enrich life. For more than 40 years, we have developed advanced memory and semiconductor technologies that power innovation across industries worldwide.

As a DRAM Engineering Group (DEG) Layout Designer at Micron Technology, Inc. you will be responsible for translating schematics into layout used for the creation of fabrication reticules. You will be required to meet all engineering and process related criteria needed for an assigned Dram product. You will organize and prioritize logistics and resource allocations to meet scheduled deadlines and proactively develop methodologies for issue resolution. In this role you will work with Design and other engineering groups to apply multiple layout techniques for the design and verification of digital and analog circuits. You will be expected to understand various circuit design protocols, different fab processes, mask generation techniques, and tape out processes and procedures.

Our team vision is a continuing desire to develop your skills working in a Team across worldwide geographies! Enabling the creative career path you deserve with a collaborative environment and groundbreaking technology and growing upon your imagination and creativity.

Responsibilities
  • Develop and optimize IP layouts for DRAM products while ensuring compliance with design, process, and reliability requirements.
  • Perform physical verification activities including DRC, LVS, EM, quality reviews, and documentation to support successful tape-out execution.
  • Collaborate with design, CAD, and global engineering teams to solve layout challenges and drive project success.
  • Guide and support team members through layout reviews, knowledge sharing, and technical problem-solving.
  • Plan, communicate, and present layout strategies, progress, and results to stakeholders across worldwide teams.
Minimum Qualifications
  • Bachelor's or Master's degree in Electronics Engineering, VLSI Engineering, Mechatronics, or a related field.
  • Experience developing custom layout designs in advanced CMOS technologies with proficiency in physical verification methodologies.
  • Strong understanding of layout fundamentals including electromigration, IR drop, latch-up, parasitic analysis, matching, shielding, coupling, and crosstalk effects.
  • Proficiency with Cadence Virtuoso design environments and verification tools such as Mentor Calibre.
  • Demonstrated problem-solving skills related to area optimization, power, performance, and layout quality.
  • Ability to collaborate effectively with circuit designers, CAD teams, and cross-functional engineering partners.
Preferred Qualifications
  • Knowledge of layout automation, scripting, or SKILL programming to improve design efficiency.
  • Understanding of the impact of physical layout on circuit speed, power consumption, capacitance, and area.
  • Experience supporting global engineering teams and working in a highly collaborative environment.
  • Ability to develop innovative approaches that improve productivity and turnaround time in layout design execution.
  • Experience leveraging AI-powered tools to enhance workflow efficiency and engineering effectiveness.

The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron and Crucial brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities - from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_na@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DRAM Technology Sr. Layout Design Engineer
DRAM Technology Sr. Layout Design Engineer

Micron Technology, Inc. • Tlaquepaque

On-site
MXN 1,653,000 - 2,387,000
Medical plans
Dental plans
Vision plans
+3
DRAM Design Tech Layout Engineer
DRAM Design Tech Layout Engineer

Micron Technology • Tlaquepaque

On-site
MXN 1,041,124 - 1,388,165
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology • Tlaquepaque

On-site
MXN 89,000 - 167,000
DRAM Technology Sr. Layout Design Engineer Tlaquepaque, Jalisco, Mexico Posted 21 hours ago
DRAM Technology Sr. Layout Design Engineer Tlaquepaque, Jalisco, Mexico Posted 21 hours ago

Micron Technology, Inc. • Tlaquepaque

Hybrid
MXN 600,000 - 900,000
DRAM Design Technology Layout Engineer
DRAM Design Technology Layout Engineer

Micron Technology, Inc • Tlaquepaque

On-site
MXN 693,962 - 1,040,943
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago
DRAM Design Technology Layout Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

On-site
MXN 350,000 - 550,000
Medical plan
Dental plan
Vision plan
+2
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology, Inc. • Tlaquepaque

On-site
MXN 167,000 - 223,000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology • Tlaquepaque

On-site
MXN 45,000 - 89,000
Design Layout Engineer
Design Layout Engineer

Micron Technology • Región Centro

On-site
MXN 600,000 - 900,000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology, Inc • Tlaquepaque

On-site
MXN 89,000 - 156,000
Relocation TBD