Design Layout Engineer

Micron Technology

Región Centro

Presencial

MXN 600.000 - 900.000

Jornada completa

14 días+
Generador de candidaturas

Destaca para este puesto — genera un currículum y una carta de presentación adaptados en cuestión de un minuto.

Supera los filtros ATS

Descripción de la vacante

Micron Technology is seeking a Layout Build engineer for the DRAM Team in Guadalajara, Mexico. You will contribute to analog/mixed-signal layout and integration for high-performance memory applications in a global team.

With around 5 years of analog layout experience, you will use Cadence VLE/VXL and Mentor Calibre to ensure LVS/DRC quality and timely delivery of layouts across multiple projects. Strong collaboration and problem-solving skills are essential.

Formación

  • Around 5 years of experience in analog/custom layout design in sophisticated CMOS process, in various technology nodes (Planar, FinFET).
  • BE or MTech in Electronic/VLSI Engineering, or related.
  • Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.
  • Hands on experience in creating layout of critical blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.
  • Knowledge of Analog Layout fundamentals (e.g., Matching, Electro-migration, Latch-up, coupling, crosstalk, IR-drop, active and passive parasitic devices etc.)
  • Understanding layout effects on the circuit such as speed, capacitance, power and area etc.
  • Ability to understand design constraints and implement high-quality layouts.

Responsabilidades

  • Build and development of analog, mixed-signal, custom digital block and full chip level integration support.
  • Perform layout verification like LVS/DRC/Antenna, quality check and documentation.
  • Responsible for timely delivery of block-level layouts with acceptable quality.
  • Will bee leading planning, area/time estimation, scheduling, delegation and execution to meet project schedule/achievements in multiple project environment.
  • Optimally copresentingith Global engineering teams to assure the success of layout project.

Conocimientos

Analog layout
CMOS design
Problem solving
Teamwork
Communication

Educación

BE or MTech in Electronic/VLSI Engineering

Herramientas

Cadence VLE/VXL
Mentor Calibre DRC/LVS
Layout automation

Descripción del empleo

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

For more than 45 years, Micron Technology, Inc. has transformed innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are redefining how the world uses information to enrich life.

We are looking for Layout Build engineer at our Micron Technology’s DRAM Team in Guadalajara, Mexico. As a Layout Design engineer, you will be working for intensive applications such as artificial intelligence and high performance computing solution, High Bandwidth Memory. As a Layout Design Engineer you will be collaborating with peer teams crossing Micron global footprint, in a multiple projects-based environment.

Responsibilities:
  • Build and development of analog, mixed-signal, custom digital block and full chip level integration support.
  • Perform layout verification like LVS/DRC/Antenna, quality check and documentation.
  • Responsible for timely delivery of block-level layouts with acceptable quality.
  • Will bee leading planning, area/time estimation, scheduling, delegation and execution to meet project schedule/achievements in multiple project environment.
  • Optimally copresentingith Global engineering teams to assure the success of layout project.
Minimum Qualification:
  • Around 5 years of experience in analog/custom layout design in sophisticated CMOS process, in various technology nodes (Planar, FinFET).
  • BE or MTech in Electronic/VLSI Engineering, or related.
  • Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.
  • Should have hands on experience in creating layout of critical blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.,
  • Knowledge of Analog Layout fundamentals (e.g., Matching, Electro-migration, Latch-up, coupling, crosstalk, IR-drop, active and passive parasitic devices etc.)
  • Understanding layout effects on the circuit such as speed, capacitance, power and area etc.
  • Ability to understand design constraints and implement high-quality layouts.
Preferred qualifications:
  • Multiple Tape out support experience will be an added advantage.
  • Experience handling multiple layout projects, ensuring quality checks are being taken into consideration at all stages of layout development.
  • Excellent command and problem-solving skills in physical verification of custom layout.

“The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position.”

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_na@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Design Layout Engineer
Design Layout Engineer

micron • Xalisco

Presencial
MXN 450.000 - 750.000
PRINCIPAL ENGINEER HBM LAYOUT
PRINCIPAL ENGINEER HBM LAYOUT

Micron Technology • Región Centro

Presencial
MXN 900.000 - 1.300.000
ENGINEER HBM LAYOUT
ENGINEER HBM LAYOUT

micron • Xalisco

Presencial
MXN 420.000 - 660.000
PRINCIPAL ENGINEER HBM LAYOUT
PRINCIPAL ENGINEER HBM LAYOUT

Micron Technology • Tlaquepaque

Presencial
MXN 900.000 - 1.300.000
SENIOR ENGINEER HBM LAYOUT
SENIOR ENGINEER HBM LAYOUT

micron • Xalisco

Presencial
MXN 850.000 - 1.200.000
SENIOR ENGINEER HBM LAYOUT
SENIOR ENGINEER HBM LAYOUT

Micron Technology • Región Centro

Presencial
MXN 600.000 - 900.000
ENGINEER HBM LAYOUT
ENGINEER HBM LAYOUT

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Región Centro

Presencial
MXN 800.000 - 1.200.000
Lead Staff Engineer, Layout Design
Lead Staff Engineer, Layout Design

Micron Technology • Región Centro

Presencial
MXN 1.200.000 - 1.800.000
PRINCIPAL ENG-HIG-HBM-LAYOUT
PRINCIPAL ENG-HIG-HBM-LAYOUT

Micron Technology • Región Centro

Presencial
MXN 900.000 - 1.300.000
HIG-HBM ENGINEERING MANAGER - LAYOUT
HIG-HBM ENGINEERING MANAGER - LAYOUT

Micron Technology • Región Centro

Presencial
MXN 1.000.000 - 1.400.000