DRAM Layout engineer (Intern)

Micron Technology, Inc

Tlaquepaque

Presencial

MXN 134.000 - 201.000

A tiempo parcial

Hace 5 días
Sé de los primeros/as/es en solicitar esta vacante

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Descripción de la vacante

Micron Technology, Inc is seeking an Intern Senior- Non Mfg. in Jalisco to contribute to analog and digital layout design and verification.

You will work with Cadence tools, collaborate with design engineers on floor plans, and learn verification protocols. Applicants are pursuing a bachelor’s degree related to electrical or electronics engineering with interest in semiconductor memory technologies and Linux scripting.

Formación

  • Pursuing a bachelor’s degree in a related field with coursework in microelectronics or VLSI.
  • Fundamental CMOS concepts and layout principles.
  • Basic problem-solving and teamwork abilities.

Responsabilidades

  • Design and verify analog and digital layouts at all levels.
  • Use Cadence and Calibre or similar tools for layout tasks.
  • Collaborate with design engineers for floor planning and layout.
  • Understand verification protocols and apply layout techniques.
  • Support layout methods for pitch, array and peripheral circuits.

Conocimientos

Analog Layout
Digital Layout
Cadence
Python
Linux
Scripting

Educación

Bachelor's degree (last 2 semesters) in Electrical Engineering or related

Herramientas

Cadence Virtuoso
IC Compiler II
Fusion Compiler
Synopsys IC Compiler

Descripción del empleo

Req ID: JR108252 DRAM Layout engineer (Intern)


Our vision is to transform how the world uses information to enrich life for all.


Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.


SUMMARY

At Micron, we focus on developing groundbreaking silicon-to-systems solutions. We handle technology development, advanced memory builds, product development, system development, and validation to create world-class memory solutions.


RESPONSIBILITIES


  • Design and Verify All Levels of Analog and Digital Layout

  • Use computer aided design software (i.e. Cadence, Calibre, etc.)

  • Work with Design Engineers to floor plan and design layout

  • Understand and follow verification protocols

  • Apply custom and/or automated layout techniques to design pitch, array, and peripheral layout for digital and analog circuits.

  • Collaborate with build engineering to understand layout methodology.

  • Possess basic understanding of circuit design and electronics.


Minimum Qualifications


  • Student pursuing a bachelor's degree (last 2 semesters preferred) in Electrical Engineering, Electronics Engineering, Mechatronics, Robotics, Nanotechnology, Computer Engineering, or a related field.

  • Completed coursework or academic projects related to microelectronics, semiconductor devices, VLSI, or integrated circuit design.

  • Basic understanding of CMOS technology and layout design principles.

  • Effective interpersonal and problem-solving abilities.


Preferred Qualifications


  • Strong interest in semiconductor physical design and memory technologies.

  • Self-motivated, enthusiastic team player with a willingness to learn.

  • Familiarity with Linux environments and scripting basics.

  • Exposure to EDA tools such as Cadence Virtuoso, Synopsys IC Compiler II, Fusion Compiler, or similar tools is a plus.

  • Experience with programming or scripting languages such as Python, Tcl, Perl, C, or C++ is a plus.

  • Understanding of physical verification concepts (DRC, LVS, ERC) is a plus.

  • Using AI Tools for Design procedures.


Intern Senior- Non Mfg.

Relocation Level: TBD


Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc


Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 89.000 - 156.000
Relocation TBD
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000
Design Layout Engineer
Design Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.000 - 781.000
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
DRAM Design Technology Layout Engineer
DRAM Design Technology Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 693.000 - 1.041.000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology • Tlaquepaque

Presencial
MXN 45.000 - 89.000
Design Verification Engineer Intern
Design Verification Engineer Intern

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 112.000 - 179.000
Medical, dental and vision plans
Income protection program
Paid family leave
+2
DRAM Design Engineer (Intern) Tlaquepaque, Jalisco, Mexico Posted a day ago
DRAM Design Engineer (Intern) Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

Híbrido
MXN 112.000 - 156.000
DRAM Design Tech Layout Engineer
DRAM Design Tech Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.000 - 1.562.000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DRAM Layout Engineer: Analog & Digital Design
DRAM Layout Engineer: Analog & Digital Design

Micron • Jalisco

Presencial
MXN 134.000 - 201.000
SENIOR ENG-HIG-HBM-LAYOUT
SENIOR ENG-HIG-HBM-LAYOUT

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 480.000 - 680.000
Medical, dental and vision plans
Paid time off
Paid holidays