Senior EDA Lead for Microelectronics Center (Hybrid)

Fondazione Chips-IT

Pavia

Ibrido

EUR 25.000 - 55.000

Tempo pieno

14 giorni+
Generatore di candidature

Fatti notare per questo impiego — genera un curriculum e una lettera di presentazione personalizzati in circa un minuto.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

Hybrid work policy
Lunch tickets
Private health care coverage
International environment
Structured growth path with training

Descrizione del lavoro

Fondazione Chips-IT in Italy seeks a Lead for the Microelectronics Design Center EDA Support Group to oversee toolflows, PDK governance, and SoC development lifecycle from concept to tape-out.

You will coordinate with foundries and EDA vendors, maintain toolchains, and ensure robust lab infrastructure for advanced System-on-Chip projects. This role offers a hybrid work model in Pavia or Bologna.

Competenze

  • Master’s degree in Electrical Engineering, Computer Engineering, or closely related field with focus on EDA tools, PDKs, or semiconductor processes.
  • Proven experience in maintaining EDA tools and managing PDKs (Cadence, Synopsys, Siemens).
  • Strong understanding of semiconductor fabrication processes and interactions with foundries.
  • Familiarity with hardware description languages (Verilog, VHDL) and digital/analog design workflows.
  • Tape-out experience with advanced process nodes (16nm and below).

Mansioni

  • Coordinate with vendors for EDA tool procurement, licensing, and maintenance contracts.
  • Maintain and optimize EDA toolchains for digital design (simulation, synthesis, verification, physical design).
  • Manage PDK installations and updates, liaising with foundries for issue resolution and support.
  • Maintain, calibrate, and troubleshoot hardware emulators for pre-silicon verification.
  • Enable seamless integration of PDKs into EDA workflows across the full SoC design lifecycle.
  • Document tool installations, maintenance procedures, and best practices.

Conoscenze

Verilog
VHDL
Tape-out

Formazione

Master's degree in Electrical Engineering or Computer Engineering

Strumenti

Cadence
Synopsys
Siemens

Descrizione del lavoro

Fondazione Chips-IT in Italy seeks a Lead for the Microelectronics Design Center EDA Support Group to oversee toolflows, PDK governance, and SoC development lifecycle from concept to tape-out.

You will coordinate with foundries and EDA vendors, maintain toolchains, and ensure robust lab infrastructure for advanced System-on-Chip projects. This role offers a hybrid work model in Pavia or Bologna.

Ottieni la revisione del curriculum gratis e riservata.
o trascina qui il file.
Similar jobs

Offerte di lavoro simili che vale la pena confrontare

EDA Design Center Lead for SoC Innovation
EDA Design Center Lead for SoC Innovation

Fondazione Chips-IT • Cascina Priora

In loco
Lead of Microelectronics Design Center EDA Support Group
Lead of Microelectronics Design Center EDA Support Group

Fondazione Chips-IT • Pavia

Ibrido
EUR 25.000 - 55.000
Hybrid work policy
Lunch tickets
Private health care coverage
+2
Lead of Silicon Design Support Infrastructure
Lead of Silicon Design Support Infrastructure

Fondazione Chips-IT • Bologna

In loco
EUR 90.000 - 140.000
Lunch tickets
Private health care coverage
Hybrid work policy
+1
Head of Silicon Design & Validation Infrastructure
Head of Silicon Design & Validation Infrastructure

Fondazione Chips-IT • Bologna

In loco
EUR 90.000 - 140.000
Senior Physical Design Engineer - Hybrid SoC Leader
Senior Physical Design Engineer - Hybrid SoC Leader

Fondazione Chips-IT • Cascina Priora

Ibrido
EUR 25.000 - 55.000
Compensazione competitiva
Pranzo a carico dell'azienda
Copertura sanitaria privata
Senior CAD Engineer – Analog & AI-Driven Flows
Senior CAD Engineer – Analog & AI-Driven Flows

Micron Technology • L'Aquila

In loco
EUR 42.000 - 72.000
meal vouchers
corporate welfare
yearly allowance of remote workingdays
+3
Semiconductor Test Applications Engineer
Semiconductor Test Applications Engineer

EDA Industries S.p.A. • Terni

Ibrido
EUR 40.000 - 60.000
Senior Analog and Mixed Signal Integrated Circuit Design Research Engineer
Senior Analog and Mixed Signal Integrated Circuit Design Research Engineer

Fondazione Chips-IT • Cascina Priora

In loco
EUR 70.000 - 90.000
Lunch tickets
Private health care
Structured growth path
+3
Design Verification Engineer SoC
Design Verification Engineer SoC

Fondazione Chips-IT • Cascina Priora

Ibrido
EUR 25.000 - 55.000
Lunch tickets
Private health care
Structured growth path
+2
EDA Field Application Engineer – Pre-Sales & Demos
EDA Field Application Engineer – Pre-Sales & Demos

Var Group • Treviso

Ibrido
EUR 53.000 - 58.000
Welfare aziendale
Buoni pasto
Formazione continua