Senior Principal Design Verification Engineer (PCIe Gen6 / Gen5)

Mulya Technologies; Hyderabad; On-site; INR 1,500,000 - 2,500,000; Full time

Job summary

Join a leading technology firm as a Design Verification Engineer, contributing to groundbreaking projects in networking silicon and computing systems. This role offers the chance to work within a dynamic startup environment, utilizing advanced verification techniques to tackle significant infrastructure challenges.

Qualifications

• Minimum 10-20 years of experience for MSEE/CE or 12-20 years for BSEE/CE.
• Proven track record in verifying high-performance networking or computing chips.

Responsibilities

• Collaborate with architects to develop comprehensive testing strategies.
• Implement infrastructure for effective HW/SW co-simulation.
• Ensure prototypes meet device and system-level specifications.

Skills

UVM constructs

SystemVerilog

Python

C/C++

General software engineering principles

Education

BSEE/CE or MSEE/CE

Job description

1 week ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Mulya Technologies

Founder @ Mulya - Ranked as the most admirable partner for Intel -India (in 2021)

Company Background

Introducing The Information’s 50 Most Promising Startups for 2024

We are on a mission to revolutionize AI compute systems and infrastructure at scale through the development of superior-scaling networking silicon and software which we call the Accelerated Compute Fabric. Founded and led by an executive team assembled from first-class semiconductor and distributed systems/software companies throughout the industry, sets themselves apart from other startups with a very strong engineering pedigree, a proven track record of delivering, deploying and scaling products in data center production environments, and significant investor support for our ambitious journey! Together, with their differentiated approach to solving the I/O bottlenecks in distributed AI and accelerated compute clusters, We are unleashing the revolution in next-gen computing fabrics.

Summary

Join an ambitious, experienced team of silicon and distributed systems experts as a design verification engineer. You have the opportunity to build a groundbreaking new category of product that revolutionizes the performance and scalability of next-generation distributed computing systems, and to help solve key infrastructure challenges facing our customers.

We are looking for talented, motivated candidates with experience designing and verifying large-scale networking and computing chips, and who are looking to grow in a fast paced, dynamic startup environment. We seek experienced verification engineers who can contribute across the full lifecycle of complex chip development, from microarchitecture definition to DV infrastructure and test development, to post-silicon testing.

Roles and Responsibilities

• Collaborate with world-class distributed systems hardware and software architects to transform product vision and behavioral specifications into efficient, comprehensive block-level and top-level tests which achieve outstanding coverage.
• Incorporate state-of-the art verification techniques to efficiently tackle the demanding scale and performance requirements of a functionally complex device.
• Define and implement infrastructure for effective HW/SW co-simulation.
• Execute on a verification strategy which ensures that the prototype meets both the device level specifications as well as the system-level requirements.
• The ideal candidate should have the versatility to build infrastructure and tests that can be leveraged across both ASIC and FPGA platforms.

Skills/Qualification

• Proven industry experience and successful track record in verifying chip- and block-level RTL designs for high-performance networking or computing chips, such as Network Interface Controllers, Smart-NICs, DPUs, accelerators, and/or switches in advanced silicon geometries.
• Deep experience with full chip verification and infrastructure development.
• Strong current knowledge of UVM constructs, components, and practices.
• Expert knowledge of SystemVerilog, as well as Python or other scripting languages.
• Experience with C/C++ and general software engineering principles is highly desirable.
• Minimum BSEE/CE + 12-20 years or MSEE/CE + 10-18 years experience.
• Proven track record of design execution and quality on products which have shipped in high-volume.

Contact:

"Mining The Knowledge Community"

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Research, Design, and Engineering

• Industries

  Computer Hardware Manufacturing, Semiconductor Manufacturing, and Computer and Network Security

Referrals increase your chances of interviewing at Mulya Technologies by 2x

Get notified about new Design Verification Engineer jobs in Greater Hyderabad Area.

Application Specific Integrated Circuit Verification Engineer

Senior Design Verification Engineers (Applications Engineering)

Verification/ Hardware Design Engineer – 4+ years

Senior Design Verification Engineers (Applications Engineering)

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.