Principal Design Verification Engineer (Switching , Data path)

Mulya Technologies; Hyderabad; On-site; INR 1,500,000 - 2,500,000; Full time

Job summary

A leading semiconductor startup is seeking a Principal Design Verification Engineer to join their talented team. In this role, you will be responsible for verifying high-performance networking chips, utilizing advanced verification techniques. The ideal candidate will have a proven track record in chip design verification, extensive experience with UVM, and strong skills in SystemVerilog and Python. This opportunity allows you to contribute to cutting-edge AI compute systems in a dynamic and fast-paced environment.

Qualifications

• Proven industry experience verifying high-performance networking or computing chips.
• Deep experience with verification and infrastructure development.
• Strong knowledge of UVM and SystemVerilog.

Responsibilities

• Collaborate with architects to create efficient tests.
• Use state-of-the-art verification techniques.
• Execute verification strategy meeting specifications.

Skills

Verification of chip- and block-level RTL designs

DDR5

Full chip verification

UVM constructs and components

SystemVerilog and Python scripting

C/C++ programming

Education

Minimum BSEE/CE with 12-20 years experience or MSEE/CE with 10-18 years experience

Job description

Principal Design Verification Engineer (Switching , Data path)

Principal Design Verification Engineer (Switching , Data path)

14 hours ago Be among the first 25 applicants

Direct message the job poster from Mulya Technologies

Founder @ Mulya - Ranked as the most admirable partner for Intel -India (in 2021)

India

Company Background

Introducing The Information’s 50 Most Promising Startups for 2024

We areon a mission to revolutionize AI compute systems and infrastructure at scale through the development of superior-scaling networking silicon and software which we call the Accelerated Compute Fabric. Founded and led by an executive team assembled from first-class semiconductor and distributed systems/software companies throughout the industry, sets themselves apart from other startups with a very strong engineering pedigree, a proven track record of delivering, deploying and scaling products in data center production environments, and significant investor support for our ambitious journey! Together, with their differentiated approach to solving the I/O bottlenecks in distributed AI and accelerated compute clusters, We are unleashing the revolution in next-gen computing fabrics.

Summary

Join an ambitious, experienced team of silicon and distributed systems experts as a design verification engineer. You have the opportunity to build a groundbreaking new category of product that revolutionizes the performance and scalability of next-generation distributed computing systems, and to help solve key infrastructure challenges facing our customers.

We are looking for talented, motivated candidates with experience designing and verifying large-scale networking and computing chips, and who are looking to grow in a fast paced, dynamic startup environment. We seek experienced verification engineers who can contribute across the full lifecycle of complex chip development, from microarchitecture definition to DV infrastructure and test development, to post-silicon testing.

Roles and Responsibilities

• Collaborate with world-class distributed systems hardware and software architects to transform product vision and behavioral specifications into efficient, comprehensive block-level and top-level tests which achieve outstanding coverage.
• Incorporate state-of-the art verification techniques to efficiently tackle the demanding scale and performance requirements of a functionally complex device.
• Define and implement infrastructure for effective HW/SW co-simulation.
• Execute on a verification strategy which ensures that the prototype meets both the device level specifications as well as the system-level requirements.
• The ideal candidate should have the versatility to build infrastructure and tests that can be leveraged across both ASIC and FPGA platforms.

Skills/Qualifications

• Proven industry experience and successful track record in verifying chip- and block-level RTL designs for high-performance networking or computing chips, such as Network Interface Controllers, Smart-NICs, DPUs, accelerators, and/or switches in advanced silicon geometries.
• DDR5
• Deep experience with full chip verification and infrastructure development.
• Strong current knowledge of UVM constructs, components, and practices.
• Expert knowledge of SystemVerilog, as well as Python or other scripting languages.
• Experience with C/C++ and general software engineering principles is highly desirable.
• Minimum BSEE/CE + 12-20years or MSEE/CE + 10-18 years experience.
• Proven track record of design execution and quality on products which have shipped in high-volume.

Contact:

"Mining The Knowledge Community"

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Research, Design, and Engineering

• Industries

  Computer Hardware Manufacturing, Semiconductor Manufacturing, and Computer and Network Security

Referrals increase your chances of interviewing at Mulya Technologies by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

Verification/ Hardware Design Engineer – 4+ years

Frontend RTL Design & Integration Engineer - ASIC/Timing Closure

Ethernet Design and Verification Engineer

ASIC Design Engineer - Security Subsystem

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.