Principal Design Verification Engineer (DDR7 / DDR6 / DDR5)

Mulya Technologies; Hyderabad; On-site; INR 1,500,000 - 2,000,000; Full time

Job summary

Join a leading company in AI compute systems as a Design Verification Engineer, where you will work with experts to develop innovative networking silicon. This role offers the chance to tackle significant infrastructure challenges and contribute to groundbreaking products in a dynamic startup environment.

Qualifications

• 12-17 years experience with BSEE/CE or 12-15 years with MSEE/CE.
• Proven track record in verifying high-performance networking chips.

Responsibilities

• Collaborate with architects to create efficient tests for complex devices.
• Define HW/SW co-simulation infrastructure.
• Execute verification strategy for prototypes.

Skills

Verification

SystemVerilog

Python

UVM

C/C++

Education

BSEE/CE

MSEE/CE

Job description

3 days ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Mulya Technologies

Founder @ Mulya - Ranked as the most admirable partner for Intel -India (in 2021)

India

Company Background

We are on a mission to revolutionize AI compute systems and infrastructure at scale through the development of superior-scaling networking silicon and software, which we call the Accelerated Compute Fabric. Founded and led by an executive team assembled from first-class semiconductor and distributed systems/software companies throughout the industry, we set ourselves apart from other startups with a very strong engineering pedigree, a proven track record of delivering, deploying, and scaling products in data center production environments, and significant investor support for our ambitious journey! Together, with their differentiated approach to solving the I/O bottlenecks in distributed AI and accelerated compute clusters, we are unleashing the revolution in next-gen computing fabrics.

Summary

Join an ambitious, experienced team of silicon and distributed systems experts as a design verification engineer. You will have the opportunity to build a groundbreaking new category of product that revolutionizes the performance and scalability of next-generation distributed computing systems, and to help solve key infrastructure challenges facing our customers.

We are looking for talented, motivated candidates with experience designing and verifying large-scale networking and computing chips, and who are eager to grow in a fast-paced, dynamic startup environment. We seek experienced verification engineers who can contribute across the full lifecycle of complex chip development, from microarchitecture definition to DV infrastructure and test development, to post-silicon testing.

Roles and Responsibilities

• Collaborate with world-class distributed systems hardware and software architects to transform product vision and behavioral specifications into efficient, comprehensive block-level and top-level tests that achieve outstanding coverage.
• Incorporate state-of-the-art verification techniques to efficiently address the demanding scale and performance requirements of a functionally complex device.
• Define and implement infrastructure for effective HW/SW co-simulation.
• Execute a verification strategy to ensure the prototype meets both device-level and system-level requirements.
• The candidate should have the versatility to build infrastructure and tests that can be leveraged across both ASIC and FPGA platforms.

Skills/Qualifications

• Proven industry experience and a successful track record in verifying chip- and block-level RTL designs for high-performance networking or computing chips, such as Network Interface Controllers, Smart-NICs, DPUs, accelerators, and switches in advanced silicon geometries.
• Experience with DDR5 memory technology.
• Deep experience with full chip verification and infrastructure development.
• Strong current knowledge of UVM constructs, components, and practices.
• Expertise in SystemVerilog, as well as Python or other scripting languages.
• Experience with C/C++ and general software engineering principles is highly desirable.
• Minimum BSEE/CE with 12-17 years or MSEE/CE with 12-15 years of experience.
• Proven track record of design execution and quality on products that have shipped in high volume.

Contact:

"Mining The Knowledge Community"

Seniority level

• Mid-Senior level

Employment type

• Full-time

Job function

• Research, Design, and Engineering

Industries

• Computer Hardware Manufacturing, Semiconductor Manufacturing, and Software Development

Referrals increase your chances of interviewing at Mulya Technologies by 2x

Get notified about new Design Verification Engineer jobs in Greater Hyderabad Area.

Other relevant roles include:

• Verification/Hardware Design Engineer – 4+ years
• Senior Design Verification Engineers (Applications Engineering)
• Physical Verification Engineer (2 – 4 years)
• Job Posting Title: Staff/Principal Engineer, Design Validation

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.