Lead Physical Design Engineer

Broadcom

Pune District

On-site

INR 3,200,000 - 7,000,000

Full time

40 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Broadcom is seeking a Lead Physical Design Engineer to drive physical design implementation for complex SoC architectures on 5nm and advanced nodes. You will own P&R flows, physical verification and timing closure, while mentoring engineers across multiple sites.

As a senior leader, you will build automation, optimize flows, and lead a small PD team to deliver high-quality silicon with emphasis on efficiency and collaboration in a global environment.

Qualifications

  • 15+ years of hands-on experience in physical design and backend digital flows.
  • Strong proficiency with timing and physical constraints.
  • Experience with full-chip sign-off physical verification (DRC/LVS).
  • Expertise with backend EDA tools across Cadence, Synopsys and Siemens suites.

Responsibilities

  • Drive physical design implementation for complex SoC architectures on 5nm and below.
  • Own flows for P&R, physical verification and timing closure; mentor engineers across sites.
  • Lead block and top-level implementation and push designs toward final closure.

Skills

PD experience 15+ yrs
Tcl scripting
Perl scripting
Automation flows
Leadership
Debugging

Tools

Cadence
Synopsys
Siemens
Genus
Innovus
Quantus
Tempus
DC
Star-RCXT
PT
PrimeRail
Voltus
Redhawk

Job description

Job Description:

Role Overview

As a Lead Physical Design Engineer, you will drive physical design implementation for complex SoC architectures on 5nm and advanced sub-5nm technology nodes. This role requires an exceptional balance of hands‑on technical execution and strategic engineering leadership.

You will own the development and implementation of P&R flows, physical verification, and timing closure, while actively driving methodology improvements and mentoring engineers across different sites and time zones to deliver high-quality silicon.

What You'll Do
SoC Integration & Technical Execution

Drive top-down/bottom-up physical design integration for complex SoC architectures on 5nm and lower nodes.

Adapt quickly to internal P&R methodologies and find opportunities to build industry best practices into existing flows.

Execute the full backend flow for block and top, from floorplanning, partitioning, and placement through CTS, routing, and extraction.

Own timing and functional ECOs, working collaboratively with signoff teams to push designs toward final closure.

Lead and mentor a small physical design team, driving block-level and top-level SoC implementation while keeping the team aligned.

Automation, Leadership & Strategy

Build and scale automation flows from scratch as needed, and optimize existing scripts to maximize design re‑use.

Lead by example, setting clear execution goals, identifying technical bottlenecks early, and establishing engineering benchmarks for the team.

Drive tangible improvements in turnaround time, while elevating overall layout and design quality.

What You'll Bring
Experience & Core Expertise

15+ years of hands‑on experience in physical design and backend digital flows from RTL synthesis down to final GDSII stream‑out.

High proficiency in timing and physical constraints, ensuring clean translation of design intent into physical layout.

Expertise across key design stages at the SoC TOP level, with hands‑on proficiency handling EDA tools for floor‑planning, partitioning, placement, CTS, routing and full‑chip Sign‑off Physical Verification (DRC/LVS).

Tools & Automation Mastery

Deep technical expertise in advanced backend EDA toolsets, specifically across Cadence, Synopsys, and Siemens (including Genus, Innovus, Quantus, Tempus, DC, Star‑RCXT, PT, PrimeRail, Voltus, and Redhawk).

Strong programming and scripting capabilities, with high proficiency in Tcl and Perl to develop robust, production‑grade automation.

Soft Skills & Collaboration

Excellent analytical and problem‑solving skills to independently debug complex physical and timing closure issues.

A proven track record of multi‑functional collaboration, with the ability to smoothly align with teams across different geographic sites and time zones.

R027503

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Physical Design Lead
Physical Design Lead

Mirafra Technologies • Bengaluru

On-site
INR 5,000,000 - 9,000,000
Lead Physical Design Engineer
Lead Physical Design Engineer

Broadcom Inc. • Pune District

On-site
INR 4,000,000 - 7,000,000
SOC Full-Chip Physical Design Engineer
SOC Full-Chip Physical Design Engineer

Mirafra Technologies • Bengaluru Urban

On-site
INR 3,500,000 - 6,000,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Bitsilica • Bengaluru

On-site
INR 2,500,000 - 4,200,000
Physical Design Lead – Place & Route (PnR) / Static Timing Analysis (STA)
Physical Design Lead – Place & Route (PnR) / Static Timing Analysis (STA)

Best NanoTech • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Lead Physical Design Engineer
Lead Physical Design Engineer

LeadSOC Technologies Pvt Ltd • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Principal Physical Design Engineer
Principal Physical Design Engineer

TylSemi • Bengaluru

On-site
INR 3,000,000 - 5,000,000
Lead Physical Design Engineer
Lead Physical Design Engineer

ACL Digital • Chennai District

On-site
INR 1,500,000 - 2,000,000
Senior Staff Physical Design Engineer
Senior Staff Physical Design Engineer

MaxLinear • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Lead Physical Design Engineer
Lead Physical Design Engineer

ACL Digital • Bengaluru

On-site
INR 1,200,000 - 2,000,000