Lead Physical Design Engineer

Broadcom Inc.; Pune District; On-site; INR 4,000,000 - 7,000,000; Full time

Job summary

Broadcom Inc. in Pune, India seeks a Lead Physical Design Engineer to drive backend flows for 5nm and below, own P&R, timing closure, and silicon quality. You will mentor a small global team, implement scalable automation, and push design quality. The role demands 15+ years in physical design with hands-on backend flows and strong EDA tool mastery.

Join a global semiconductor leader delivering cutting-edge silicon across multiple sites and time zones.

Qualifications

• 15+ years of hands-on experience in physical design and backend digital flows.
• High proficiency in timing and physical constraints.
• Experience across key design stages at the SoC TOP level with EDA tools for floorplanning, partitioning, placement, CTS, routing and full-chip Sign-off Physical Verification (DRC/LVS).
• Mentoring engineers across sites and time zones.

Responsibilities

• Drive top-down/bottom-up physical design integration for complex SoC architectures on 5nm and lower nodes.
• Adapt quickly to internal P&R methodologies and build industry best practices into existing flows.
• Execute the full backend flow for block and top, from floorplanning, partitioning, and placement through CTS, routing, and extraction.
• Own timing and functional ECOs, collaborating with signoff teams to push designs toward final closure.
• Lead and mentor a small physical design team across geographic sites and time zones.
• Build and scale automation flows from scratch and optimize scripts for reusable design.
• Lead by example with clear execution goals and engineering benchmarks.
• Drive improvements in turnaround time, layout quality, and design efficiency.

Skills

Physical design

Backend digital flows

RTL to GDSII

Team leadership

Tcl scripting

Perl scripting

EDA tools

Tools

Cadence

Synopsys

Siemens

Genus

Innovus

Quantus

Tempus

DC

Star-RCXT

PrimeRail

Voltus

Redhawk

Job description

Role Overview

As a Lead Physical Design Engineer, you will drive physical design implementation for complex SoC architectures on 5nm and advanced sub-5nm technology nodes. This role requires an exceptional balance of hands-on technical execution and strategic engineering leadership. You will own the development and implementation of P&R flows, physical verification, and timing closure, while actively driving methodology improvements and mentoring engineers across different sites and time zones to deliver high-quality silicon.

What You'll Do

SoC Integration & Technical Execution

• Drive top-down/bottom-up physical design integration for complex SoC architectures on 5nm and lower nodes.


• Adapt quickly to internal P&R methodologies and find opportunities to build industry best practices into existing flows.


• Execute the full backend flow for block and top, from floorplanning, partitioning, and placement through CTS, routing, and extraction.


• Own timing and functional ECOs, working collaboratively with signoff teams to push designs toward final closure.


• Lead and mentor a small physical design team, driving block-level and top-level SoC implementation while keeping the team aligned.

Automation, Leadership & Strategy

• Build and scale automation flows from scratch as needed, and optimize existing scripts to maximize design re-use.


• Lead by example, setting clear execution goals, identifying technical bottlenecks early, and establishing engineering benchmarks for the team.


• Drive tangible improvements in turnaround time, while elevating overall layout and design quality.

What You'll Bring

Experience & Core Expertise

• 15+ years of hands-on experience in physical design and backend digital flows from RTL synthesis down to final GDSII stream-out.


• High proficiency in timing and physical constraints, ensuring clean translation of design intent into physical layout.


• Expertise across key design stages at the SoC TOP level, with hands-on proficiency handling EDA tools for floor-planning, partitioning, placement, CTS, routing and full-chip Sign-off Physical Verification (DRC/LVS).

Tools & Automation Mastery

• Deep technical expertise in advanced backend EDA toolsets, specifically across Cadence, Synopsys, and Siemens (including Genus, Innovus, Quantus, Tempus, DC, Star-RCXT, PT, PrimeRail, Voltus, and Redhawk).


• Strong programming and scripting capabilities, with high proficiency in Tcl and Perl to develop robust, production-grade automation.

Soft Skills & Collaboration

• Excellent analytical and problem-solving skills to independently debug complex physical and timing closure issues.


• A proven track record of multi-functional collaboration, with the ability to smoothly align with teams across different geographic sites and time zones.

Equal Opportunity Statement

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

Additional Information

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Company Closing

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.