Senior NoC & SoC RTL Design Engineer

IC Resources

Île-de-France

Sur place

EUR 65 000 - 75 000

Plein temps

Il y a 3 jours
Soyez parmi les premiers à postuler
Générateur de candidature

N’envoyez pas un CV générique — générez un CV et une lettre de motivation adaptés à ce poste précis.

Passez les filtres ATS

Résumé du poste

IC Resources is partnering with a global semiconductor IP company to hire a Staff Hardware Design Engineer in Montigny-le-Bretonneux, France. You will design NoC/SoC IP, define architectures and work across the full ASIC design flow to deliver configurable interconnects.

You should have 5+ years in ASIC/SoC/IP design with RTL/SystemVerilog/Verilog/VHDL and related EDA tool experience. Salary is €65,000–€75,000 gross base, on-site in France.

Qualifications

  • 5+ years of ASIC / SoC / IP design experience.
  • Experience with RTL/SoC design and interconnect architectures.
  • Familiarity with EDA tools and timings, power and DFT considerations.

Responsabilités

  • Define architecture specifications for complex NoC / SoC IP.
  • Design and develop RTL hardware blocks.
  • Work across the full ASIC design flow.
  • Contribute to verification, synthesis, timing, power and DFT.
  • Work closely with hardware, software and application engineering teams.
  • Support existing IP and help solve complex technical issues.
  • Influence the evolution of highly configurable interconnect products.

Connaissances

RTL Design
SystemVerilog
Verilog
VHDL
SoC Design
NoC
ASIC Design
Synthesis
STA
DFT
Timing Closure
Power Closure
AMBA
AXI
PCIe
CXL
OCP
ARM
RISC-V
SystemC
C++
Python
Cadence
Synopsys
Siemens EDA

Outils

Cadence
Synopsys
Siemens EDA

Description du poste

IC Resources is partnering with a global semiconductor IP company to hire a Staff Hardware Design Engineer in Montigny-le-Bretonneux, France. You will design NoC/SoC IP, define architectures and work across the full ASIC design flow to deliver configurable interconnects.

You should have 5+ years in ASIC/SoC/IP design with RTL/SystemVerilog/Verilog/VHDL and related EDA tool experience. Salary is €65,000–€75,000 gross base, on-site in France.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Staff NoC/SoC ASIC Design Engineer
Staff NoC/SoC ASIC Design Engineer

IC Resources • Île-de-France

Sur place
EUR 65 000 - 75 000
ASIC Design Engineer
ASIC Design Engineer

IC Resources • Île-de-France

Sur place
EUR 65 000 - 75 000
Senior EDA Software Engineer – SoC/FPGA, Hybrid
Senior EDA Software Engineer – SoC/FPGA, Hybrid

IC Resources • Île-de-France

Hybride
EUR 48 000 - 70 000
International engineering environment
Exposure to AI tools (Cursor/Claude)
Career development
Senior NoC Verification & SoC Solutions Engineer
Senior NoC Verification & SoC Solutions Engineer

European Tech Recruit • Guyancourt

Sur place
EUR 70 000 - 105 000
Senior HW IP Designer — SoC Interconnect RTL
Senior HW IP Designer — SoC Interconnect RTL

Nutanix • Guyancourt

Sur place
EUR 85 000 - 120 000
Senior RTL Front-End ASIC Expert for SoC/IP Design
Senior RTL Front-End ASIC Expert for SoC/IP Design

Capgemini Engineering • Grenoble

Sur place
EUR 90 000 - 130 000
Actions et épargne
Primes de cooptation
Activités sociales et culturelles
+1
Senior RTL Front-End ASIC Designer
Senior RTL Front-End ASIC Designer

Capgemini • Montbonnot-Saint-Martin

Sur place
EUR 90 000 - 120 000
Actionnariat
Épargne
Primes de cooptation
ASIC/NoC SoC Deployment Architect | SoC Interconnect Expert
ASIC/NoC SoC Deployment Architect | SoC Interconnect Expert

European Tech Recruit • Guyancourt

Sur place
EUR 90 000 - 120 000
Senior Mixed-Signal IC Design Engineer
Senior Mixed-Signal IC Design Engineer

Arago • Paris

Sur place
EUR 90 000 - 150 000
Stock option plan
Relocation bonus and moving-expense覆盖
Healthcare coverage
+3
NoC Power & Interconnect Solutions Lead
NoC Power & Interconnect Solutions Lead

Qualcomm • Guyancourt

Sur place
EUR 70 000 - 110 000