ASIC Design Engineer

GMV

Tres Cantos

Híbrido

EUR 35.000 - 50.000

Jornada completa

14 días+

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

Flexible start and finish times
National and international mobility
Wellbeing program

Descripción de la vacante

GMV based in Tres Cantos is seeking graduates in Electronic Engineering, Telecommunications or Computer Science for roles focused on receiver technology. The position emphasizes digital hardware programming and entails defining ASIC architectures, developing RTL blocks, and optimizing internal interfaces.

The company offers a hybrid working model, competitive compensation, wellness programs, and supports career development and language learning.

If interested, contact Carolina Barber Caso for more information.

Formación

  • Graduates in Electronic Engineering, Telecommunications, Computer Science, or similar.
  • Knowledge of digital hardware programming is required.
  • Experience with ASIC flow and simulation tools is desired.

Responsabilidades

  • Define and evolve the target architecture for ASIC.
  • Develop and adapt RTL blocks.
  • Analyze and optimize internal interfaces.

Conocimientos

Digital RTL design
FPGA architectures
ASIC flow experience
Simulation and synthesis tools
Embedded ARM/RISC-V processors

Educación

Graduate in Electronic Engineering
Graduate in Telecommunications
Graduate in Computer Science

Herramientas

Synopsys
Cadence
Vivado
Vitis

Descripción del empleo

Are you looking for an innovative and consolidated place for your professional development? GMV is an experienced technology group and…

We are expanding our teams in the GNSS-User Segment Navigation unit to take on projects related to receivers technology. We’ll get to the point; we'll tell you what's not on the web. If you want to know more about us go to GMV website.

What challenge will you be taking on?

As part of the GMV Receivers team, you will have a key role in projects related to receiver technology, contributing to the development of projects and products with strong involvement in R&D activities. You will participate in migrating an architecture currently implemented on Xilinx MPSoC / FPGA to an ASIC solution. Additionally, you will have the opportunity to work on the analysis of the existing design, identification of reusable blocks, adaptation of the hardware architecture, and definition of the ASIC implementation flow.

  • Define and evolve the target architecture for ASIC.
  • Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
  • Analyze and optimize internal interfaces (buses, memories, synchronization, clocks, and resets).
  • Participate in functional verification, simulation, and design debugging.
  • Contribute to the ASIC flow: synthesis, timing analysis, CDC/RDC, DFT, and design closure. Document architecture, technical decisions, and validation results.
What do we need in our team?

For this role, we are looking for graduates in Electronic Engineering, Telecommunications, Computer Science, or similar, with a specialization in the field of digital hardware programming.

Additionally, we are seeking profiles with knowledge of digital RTL design, FPGA, SoC or MPSoC architectures, internal buses, IP integration, and functional verification; as well as previous experience in ASIC flow and handling simulation and synthesis tools.

We will also value previous knowledge of STA, DFT, scan, low-power, UPF, floorplanning or backend; verification with SystemVerilog, UVM, assertions or cocotb; embedded ARM/RISC-V processors and hardware/software partitioning; and experience with Synopsys, Cadence, Siemens EDA, Vivado, or Vitis tools.

What do we offer?
  • Hybrid working model and 8 weeks per year of teleworking outside your usual geographical area.
  • Flexible start and finish times, and intensive working hours Fridays and in summer.
  • Personalized career plan development, training and language learning support.
  • National and international mobility. Do you come from another country? We can offer you a relocation package.
  • Competitive compensation with ongoing reviews, flexible compensation and discount on brands.
  • Wellbeing program: health, dental and accident insurance, free fruit and coffee, physical, mental and financial health training, and much more!

We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

What are you waiting for? Join us

If you have any questions please do not hesitate to contact Carolina Barber Caso, in charge of this vacancy.

Carolina Barber Caso

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Embebbed software engineer
Embebbed software engineer

GMV Spain • Madrid

Híbrido
EUR 50.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Embedded RTL Engineer – ASIC/FPGA Innovation
Embedded RTL Engineer – ASIC/FPGA Innovation

GMV Spain • Madrid

Híbrido
EUR 50.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV • Tres Cantos

Híbrido
EUR 45.000 - 65.000
Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Competitive compensation
Hybrid working model
Wellbeing program
+1
FPGA and SoC Digital Electronics Engineer
FPGA and SoC Digital Electronics Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
FPGA Designer Engineer
FPGA Designer Engineer

Aistech Space • Barcelona

Híbrido
EUR 60.000 - 100.000
Flexible hours
Hybrid work
On-site gym
+4
Senior Hardware Design Engineer (FPGA)
Senior Hardware Design Engineer (FPGA)

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Health, dental and accident insurance
Flexible working hours
Wellbeing program
Electronic Engineer / Hardware Design Engineer
Electronic Engineer / Hardware Design Engineer

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Health, dental, and accident insurance
Flexible start and finish times
Training and career development support
+1
Electronic Engineer / Hardware Design Engineer
Electronic Engineer / Hardware Design Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model and 8 weeks of teleworking
Flexible start and finish times
Personalized career plan development
+2