Embebbed software engineer

GMV Spain

Madrid

Híbrido

EUR 50.000 - 75.000

Jornada completa

14 días+

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

Hybrid working model
Relocation package
Wellbeing program

Descripción de la vacante

GMV Spain is expanding its GNSS‑User Segment Navigation team to migrate an architecture from Xilinx MPSoC/FPGA to an ASIC solution. The role emphasizes RTL development, IP integration, and extensive ASIC flow activities in a cutting-edge hardware environment.

We value candidates with hands-on experience in digital hardware programming, SystemVerilog-based verification, and familiarity with industry tools (Synopsys, Cadence, Vivado). Hybrid working model and relocation support offered.

Formación

  • Bachelors degree in Electronic Engineering, Telecom or CS with focus on digital hardware programming.
  • Experience with digital RTL design, FPGA/SoC/MPSoC architectures and IP integration.
  • Familiarity with ASIC flow, simulation and synthesis tools, and SystemVerilog/UVM.
  • Knowledge of STA, DFT, scan, low-power techniques and backend tools is a plus.

Responsabilidades

  • Define and evolve the target ASIC architecture for the project.
  • Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
  • Analyze internal interfaces, buses, memories, clocks and resets.
  • Participate in functional verification, simulation, and design debugging.
  • Support the ASIC flow: synthesis, timing analysis, CDC/RDC, DFT and design closure.

Conocimientos

digital RTL design
FPGA
SoC/MPSoC architectures
IP integration
functional verification
ASIC flow
simulation & synthesis tools
SystemVerilog

Educación

Electronic Engineering or Telecommunications or Computer Science degree

Herramientas

Synopsys
Cadence
Siemens EDA
Vivado
Vitis

Descripción del empleo

Are you looking for an innovative and consolidated place for your professional development? GMV is an experienced technology group and…

We are expanding our teams in the GNSS‑User Segment Navigation unit to take on projects related to receivers technology.

We’ll get to the point; we’ll tell you what’s not on the web. If you want to know more about us go to GMV website.

WHAT CHALLENGE WILL YOU BE TAKING ON?

As part of the GMV Receivers team, you will have a key role in projects related to receiver technology, contributing to the development of projects and products with strong involvement in R&D activities.

You will participate in migrating an architecture currently implemented on Xilinx MPSoC / FPGA to an ASIC solution. Additionally, you will have the opportunity to work on the analysis of the existing design, identification of reusable blocks, adaptation of the hardware architecture, and definition of the ASIC implementation flow.

Your main tasks would be:

  • Define and evolve the target architecture for ASIC.
  • Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
  • Analyze and optimize internal interfaces (buses, memories, synchronization, clocks, and resets).
  • Participate in functional verification, simulation, and design debugging.
  • Contribute to the ASIC flow: synthesis, timing analysis, CDC/RDC, DFT, and design closure. Document architecture, technical decisions, and validation results.
WHAT DO WE NEED IN OUR TEAM?

For this role, we are looking for graduates in Electronic Engineering, Telecommunications, Computer Science, or similar, with a specialization in the field of digital hardware programming.

Additionally, we are seeking profiles with knowledge of digital RTL design, FPGA, SoC or MPSoC architectures, internal buses, IP integration, and functional verification; as well as previous experience in ASIC flow and handling simulation and synthesis tools.

We will also value previous knowledge of STA, DFT, scan, low‑power, UPF, floorplanning or backend; verification with SystemVerilog, UVM, assertions or cocotb; embedded ARM/RISC‑V processors and hardware/software partitioning; and experience with Synopsys, Cadence, Siemens EDA, Vivado, or Vitis tools.

WHAT DO WE OFFER?

Hybridworking model and 8 weeks per year of teleworking outside your usual geographical area.

Flexible start and finish times, and intensive working hours Fridays and in summer.

Personalized career plan development, training and language learning support.

National and international mobility. Do you come from another country? We can offer you a relocation package.

Competitive compensation with ongoing reviews, flexible compensation and discount on brands.

Wellbeing program: Health, dental and accident insurance; free fruit and coffee, physical, mental and financial health training, and much more!

In our recruitment processes you will always have telephone and personal contact, face‑to‑face or online, with our talent acquisition team. In addition, bank transfers and bank cards will never be requested. If you are contacted through any other process, please write to our team at privacy@gmv.com.

We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

WHAT ARE YOU WAITING FOR? JOIN US

If you have any questions please do not hesitate to contact Carolina Barber Caso, in charge of this vacancy.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

ASIC Design Engineer
ASIC Design Engineer

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
RF & Signal Processing Engineer (Space systems)
RF & Signal Processing Engineer (Space systems)

GMV • Tres Cantos

Presencial
EUR 35.000 - 55.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
Onboard Software Engineer
Onboard Software Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV • Tres Cantos

Híbrido
EUR 45.000 - 65.000
Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs
Embedded Software Engineer for Defense Navigation Systems
Embedded Software Engineer for Defense Navigation Systems

GMV • Tres Cantos

Presencial
EUR 30.000 - 50.000
Hybrid working model
Flexible working hours
Personalized career plan
+3
Software Developer for Simulators and Test Environments
Software Developer for Simulators and Test Environments

GMV • Tres Cantos

Híbrido
EUR 42.000 - 64.000
Hybrid work
Telework 8 weeks
Flexible hours
+4
Senior Embedded Software Engineer
Senior Embedded Software Engineer

GMV • Tres Cantos

Híbrido
EUR 60.000 - 95.000
Hybrid work model
Teleworking 8 weeks/year
Relocation package
+2
C++ Software Engineer for Satellite Control Centers
C++ Software Engineer for Satellite Control Centers

GMV • Tres Cantos

Híbrido
Hybrid working model
Flexible working hours
Personalized career plan
+1
Electronics design engineer (Space systems)
Electronics design engineer (Space systems)

GMV • Tres Cantos

Presencial
Hybrid working model
Flexible working hours
Personalized career development
+3
Senior software engineer
Senior software engineer

GMV • Tres Cantos

Híbrido
EUR 65.000 - 90.000
Hybrid work model
Relocation package
Wellbeing program