Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV Spain

Madrid

Híbrido

EUR 30.000 - 45.000

Jornada completa

14 días+

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

Competitive compensation
Hybrid working model
Wellbeing program
Flexible working hours

Descripción de la vacante

GMV Spain seeks a Junior Hardware Engineer to design digital hardware and firmware for FPGA/SoC systems within the Receiver team. This role offers a hybrid working model, emphasizing long-term collaboration on innovative projects.

Ideal candidates will hold a degree in software engineering, with skills in VHDL/Verilog, and experience with FPGA development tools. GMV offers a personalized career plan, competitive compensation, and a robust wellbeing program to support physical, mental, and financial health.

Formación

  • Experience with FPGA development tools is preferred.
  • Background in VHDL/Verilog and digital hardware design.
  • Knowledge of standard interfaces like SPI and I2C.

Responsabilidades

  • Design digital hardware and firmware in FPGA/SoC systems.
  • Coding in VHDL/Verilog and conducting verification.
  • Optimize resources and write technical documentation.

Conocimientos

VHDL/Verilog
FPGA development tools
C/C++/Rust
Scripting (Python, TCL, Shell)
Functional verification

Educación

Software engineering graduate

Herramientas

Vivado
ModelSIM
Matlab/Simulink
GIT

Descripción del empleo

Junior Hardware Engineer (SOC - FPGA and Firmware)

If you dream about spending the day on the Moon, but you are one of those who get sick on bendy drives... Your place is here!

We are expanding our teams in the space sector.

We'll get to the point; we'll tell you what's not on the web. If you want to know more about us go to GMV website.

What challenge will you be taking on?

You will join the Receiver team to participate in the design of digital hardware and firmware in FPGA/SoC based embedded systems. This position is oriented towards long-term collaboration on projects in the Receivers and equipment unit, with participation in current and future developments.

Functions
  • Coding in VHDL/Verilog.
  • Verification by testbenches.
  • Resource optimization, process automation and technical documentation.
What do we need in our team?

For this position, we are looking for software engineering graduates with background and interest in VHDL/Verilog, FPGA development tools (Vivado, ModelSIM), synthesis and implementation, scripting (Python, TCL, Shell), C/C++/Rust, functional verification.

We will also value previous experience, and knowledge of standard interfaces (SPI, I2C, Ethernet, etc.), Matlab/Simulink, resource optimization, digital/analog HW design, signal processing, version control (GIT).

What do we offer?

Hybrid working model and 8 weeks per year of teleworking outside your usual geographical area.

Flexible start and finish times, and intensive working hours Fridays and in summer.

Personalized career plan development, training and language learning support.

National and international mobility. Do you come from another country? We can offer you a relocation package.

Competitive compensation with ongoing reviews, flexible compensation and discount on brands.

Wellbeing program: Health, dental and accident insurance; free fruit and coffee, physical, mental and financial health training, and much more!

Equal opportunity

We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

What are you waiting for? Join us

If you have any questions, please do not hesitate to contact Ignacio Martínez de Salinas, in charge of this vacancy.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV • Tres Cantos

Híbrido
EUR 45.000 - 65.000
Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs
Onboard Software Engineer
Onboard Software Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
FPGA and SoC Digital Electronics Engineer
FPGA and SoC Digital Electronics Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
Senior Hardware Design Engineer (FPGA)
Senior Hardware Design Engineer (FPGA)

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Health, dental and accident insurance
Flexible working hours
Wellbeing program
Electronic Engineer / Hardware Design Engineer
Electronic Engineer / Hardware Design Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model and 8 weeks of teleworking
Flexible start and finish times
Personalized career plan development
+2
Embebbed software engineer
Embebbed software engineer

GMV Spain • Madrid

Híbrido
EUR 50.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program
Junior SOC FPGA & Firmware Engineer - Hybrid, Growth Path
Junior SOC FPGA & Firmware Engineer - Hybrid, Growth Path

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Competitive compensation
Hybrid working model
Wellbeing program
+1
ASIC Design Engineer
ASIC Design Engineer

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Embedded Systems Software Engineer
Embedded Systems Software Engineer

GMV Spain • Madrid

Híbrido
EUR 45.000 - 65.000
Hybrid work model
Relocation package
Flexible compensation
+2
Embedded Systems Software Engineer
Embedded Systems Software Engineer

GMV • Tres Cantos

Híbrido
EUR 42.000 - 66.000
Hybrid work model
Teleworking opportunities (8 weeks/yr)
Flexible hours
+4