Recibe más respuestas de empleadores
Envía un currículum específico para el puesto de trabajo en cuestión de minutos.
GMV in Tres Cantos, Spain is seeking a hardware engineer with expertise in FPGA development to lead projects and mentor junior team members. You will work on architecture definition and perform critical system optimizations.
The role offers a hybrid working model, flexible hours, and a personalized career development plan, including training support. Additionally, health benefits and a competitive compensation package will be provided.
You will join the receiving team to lead FPGA/SoC based hardware design projects, architecture definition, junior team mentoring and critical system optimization.
Functions:
Hardware engineering experts with experience in FPGA development, advanced VHDL/Verilog, synthesis and verification tools (Vivado, Quartus, ModelSim, QuestaSim), modular/IP design, timing optimization, high speed interfaces, C++ or Rust, Python, GIT.
Knowledge of Process Automation, signal processing, HDL coder, soft core processors, standards (DO-254, ECSS) and ASIC design would be an asset.
Availability for travel for meetings or tests in European countries is required.
Hybrid working model and 8 weeks per year of teleworking outside your usual geographical area.
Flexible start and finish times, and intensive working hours Fridays and in summer.
Personalized career plan development, training and language learning support.
National and international mobility. If you come from another country we can offer a relocation package.
Competitive compensation with ongoing reviews, flexible compensation and discount on brands.
Wellbeing program: Health, dental and accident insurance; free fruit and coffee; physical, mental and financial health training, and much more!
We promote equal opportunities in recruitment and are committed to inclusion and diversity.
Contact: Ignacio Martínez de Salinas.