Senior ASIC Verification Lead – SystemVerilog & UVM

USA Tech Recruit; Ottawa; On-site; CAD 120,000 - 180,000; Full time

Job summary

USA Tech Recruit is seeking a Senior ASIC Verification Engineer for a semiconductor technology organisation, focusing on high-speed I/O and chipset solutions. The role spans verification across blocks, subsystems, and chip-level functions, collaborating with architecture, RTL, verification, firmware, and IP teams.

The candidate will own verification strategies through tape-out, develop reusable SystemVerilog/UVM environments, and drive closure with formal sign-off and cross-functional teams.

Qualifications

• 10+ years hands-on ASIC design verification experience.
• Ownership of verification activities through tape-out and formal sign-off.
• Expert-level SystemVerilog and UVM experience.
• Strong understanding of constrained-random verification and reusable testbench architecture.
• Experience developing verification plans, coverage objectives, debugging complex failures, and driving verification closure.

Responsibilities

• Develop verification plans that map requirements to test scenarios, verification platforms, coverage goals, and sign-off criteria
• Translate architectural and design requirements into measurable verification objectives
• Design and maintain reusable SystemVerilog/UVM verification environments, including sequences, agents, scoreboards, reference models, and assertions
• Integrate third-party verification IP (VIP) and models
• Verify configured IP and end-to-end connectivity across protocol and PHY interfaces
• Verify static switching configurations, protocol modes, data integrity, latency, throughput, reset behaviour, and recovery mechanisms

Skills

SystemVerilog

UVM

Constrained-random verification

Verification architecture

Tape-out ownership

Tools

VIP integration

Job description

USA Tech Recruit is seeking a Senior ASIC Verification Engineer for a semiconductor technology organisation, focusing on high-speed I/O and chipset solutions. The role spans verification across blocks, subsystems, and chip-level functions, collaborating with architecture, RTL, verification, firmware, and IP teams.

The candidate will own verification strategies through tape-out, develop reusable SystemVerilog/UVM environments, and drive closure with formal sign-off and cross-functional teams.