Physical Design Engineer II - Next-Gen IC Innovation

Kibbi Technologies Inc.

Toronto

On-site

CAD 90,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence is seeking a skilled Physical Design Engineer to join our team in Toronto. You will participate in or lead next‑generation physical design, methodology, and flow development across advanced technology nodes.

The role involves floor planning, power grid design, place and route, clock tree synthesis, timing closure, and signoffs, collaborating with RTL and analog teams to ensure successful tapeouts.

Qualifications

  • Bachelor or above in EE/CS/IT with 3+ years of experience.
  • Extensive knowledge of the design rule for the process of N7/N5 and below.
  • Experience with DRC/LVS/ANT etc. in physical design is a plus.

Responsibilities

  • Lead or participate in next‑generation physical design, methodology, and flow development.
  • Perform physical design implementation: floorplanning, clock tree synthesis, timing closure.
  • Collaborate with RTL and Analog teams to ensure successful tapeouts.

Skills

Static timing analysis
Physical design
Floor planning
Scripting languages

Education

Bachelor's degree in EE/CS/IT

Tools

Cadence tools

Job description

Cadence is seeking a skilled Physical Design Engineer to join our team in Toronto. You will participate in or lead next‑generation physical design, methodology, and flow development across advanced technology nodes.

The role involves floor planning, power grid design, place and route, clock tree synthesis, timing closure, and signoffs, collaborating with RTL and analog teams to ensure successful tapeouts.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design Engineer II (PNR/Physical Verification/STA/EMIR)
Physical Design Engineer II (PNR/Physical Verification/STA/EMIR)

Kibbi Technologies Inc. • Toronto

On-site
CAD 90,000 - 130,000
Physical Design Engineer II (PNR/Physical Verification/STA/EMIR)
Physical Design Engineer II (PNR/Physical Verification/STA/EMIR)

Cadence • Toronto

On-site
CAD 80,000 - 100,000
Senior ASIC Physical Design Lead – Fullchip
Senior ASIC Physical Design Lead – Fullchip

105 Cisco Systems Canada Co. • Vancouver

On-site
CAD 225,000 - 326,000
Senior ASIC Physical Design Engineer - Tapeout Lead
Senior ASIC Physical Design Engineer - Tapeout Lead

Socket.dev • Toronto

On-site
CAD 173,000 - 243,000
Digital Verification Engineer II — High-Impact IP
Digital Verification Engineer II — High-Impact IP

Cadence Design Systems • Montreal (administrative region)

Hybrid
CAD 74,000 - 137,000
RRSP participation
TFSA/retirement savings
Life insurance
+2
Senior ASIC Physical Design Lead for SoC Tapeouts
Senior ASIC Physical Design Lead for SoC Tapeouts

Qualcomm • Toronto

On-site
CAD 124,000 - 174,000
ASIC Physical Design Engineer: DSP Core Tapeout
ASIC Physical Design Engineer: DSP Core Tapeout

Qualcomm • Markham

On-site
CAD 90,000 - 135,000
DSP ASIC Physical Design Engineer
DSP ASIC Physical Design Engineer

Nutanix • Markham

On-site
CAD 90,000 - 135,000
Principal CAD Engineer — MEMS/IC Design & Innovation
Principal CAD Engineer — MEMS/IC Design & Innovation

ADP, Inc. • Ottawa

On-site
CAD 223,000 - 319,000
401k plan
Health, dental, vision insurance
Life insurance
+3
Senior Manager, Physical Design for AI/ML SoCs
Senior Manager, Physical Design for AI/ML SoCs

Amazon Web Services (AWS) • Toronto

On-site
CAD 180,000 - 300,000