Technology-driven logic synthesis for emerging transistor technologies

Imec

Vlaams-Brabant

Remote

EUR 3,300 - 5,600

Part time

1 hour ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Allowance for non-Belgian students

Job summary

Imec invites Master students in Computer Science or Electrical Engineering to join a 6-9 month internship focused on making logic synthesis aware of emerging transistor technologies. You will develop physically grounded cost models and apply them inside technology mapping and optimisation workflows using open synthesis tools.

An evaluation on benchmark designs will demonstrate potential gains over conventional flows.

Qualifications

  • Must be enrolled in a Master program.
  • Background in computer science or electrical engineering preferred.
  • Strong analytical and problem-solving skills.

Responsibilities

  • Develop technology-aware cost models for logic at transistor and cell levels.
  • Integrate models into logic synthesis flows and evaluate with benchmark designs to quantify gains.

Education

Master student in Computer Science or Electrotechnics/Electrical Engineering

Job description

Technology-driven logic synthesis for emerging transistor technologies

Help us make synthesis see the technology it targets, and optimize accordingly.

Logic synthesis turns a design into gates with cost models that were written for the technologies of the past: a cell costs what its library entry says, and the structure of the circuit below the gate is invisible to the tool. Emerging transistor architectures change what is cheap and what is expensive at the circuit level, and emerging workloads change which logic structures matter. A synthesis flow that cannot see either leaves most of the technology's potential on the table.

The student will work on synthesis flows that bring technology awareness into the loop: physically grounded cost models for logic at the transistor and cell level, their use inside technology mapping and optimisation with open synthesis tools, and an evaluation on benchmark designs that shows how much a technology-aware flow gains over a conventional one and where the gains come from.

Type of internship: Master internship

Duration: 6-9 months

Required educational background: Computer Science, Electrotechnics/Electrical Engineering

The reference code for this position is 2026-INT-357. Mention this reference code in your application.

Imec allowance will be provided for students studying at a non-Belgian university.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Tech-Aware Logic Synthesis for Next-Gen Transistors (Intern)
Tech-Aware Logic Synthesis for Next-Gen Transistors (Intern)

Imec • Vlaams-Brabant

Remote
EUR 3,300 - 5,600
Allowance for non-Belgian students
Automated electrical characterization for emerging transistor architectures
Automated electrical characterization for emerging transistor architectures

Imec • Vlaams-Brabant

On-site
EUR 10,000 - 13,000
Imec internship allowance
Reliability of advanced technologies and its impact at system level
Reliability of advanced technologies and its impact at system level

Imec • Vlaams-Brabant

On-site
EUR 6,700 - 11,000
Technology-aware design partitioning for heterogeneous systems
Technology-aware design partitioning for heterogeneous systems

Imec • Vlaams-Brabant

On-site
EUR 7,800 - 15,000
Allowance for non-Belgian university
Automated Validation for Emerging Transistor Architectures
Automated Validation for Emerging Transistor Architectures

Imec • Vlaams-Brabant

On-site
EUR 10,000 - 13,000
Imec internship allowance
Electrically Controlled Fluidic Networks for Programmable DNA Assembly and Synthetic Biology
Electrically Controlled Fluidic Networks for Programmable DNA Assembly and Synthetic Biology

Imec • Vlaams-Brabant

On-site
EUR 7,800 - 10,000
Application-Driven Memory xTCO
Application-Driven Memory xTCO

Imec • Vlaams-Brabant

On-site
EUR 11,000 - 18,000
Allowance provided
System-Level Reliability Intern: Advanced Technologies & Tradeoffs
System-Level Reliability Intern: Advanced Technologies & Tradeoffs

Imec • Vlaams-Brabant

On-site
EUR 6,700 - 11,000
Data Analytics for Next-Generation 2D Semiconductor Devices
Data Analytics for Next-Generation 2D Semiconductor Devices

Imec • Vlaams-Brabant

On-site
EUR 12,000 - 17,000
Imec allowance
[NanoIC topic] Admittance modeling for scoping defects in advanced germanium Metal-Oxide-Semiconductor gate stacks for CFET
[NanoIC topic] Admittance modeling for scoping defects in advanced germanium Metal-Oxide-Semiconductor gate stacks for CFET

Imec • Vlaams-Brabant

On-site
EUR 6,700 - 11,000
Imec allowance
Allowance for non-Belgian students