Technical Lead – Firmware Verification

Astera Labs

San Jose (CA)

On-site

USD 160,000 - 200,000

Full time

9 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Discretionary bonus
Benefits package

Job summary

Astera Labs is seeking a Technical Lead for Verification to drive firmware verification for its SoC and system products. You will design, implement, and automate test plans for high‑speed interfaces, collaborating closely with firmware teams to ensure robust HW‑SW validation.

You will review code, debug issues, and build test environments using Python and C, concentrating on PCIe, Ethernet, and other data‑center interfaces across the product lifecycle.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or Computer Science (Master's preferred).
  • +10 years of experience in firmware verification or development for SoC/silicon products.
  • Proficiency in C and Python programming with experience in developing component‑level test cases for firmware verification.
  • Strong understanding of white‑box testing methodologies, with experience in testing lower‑level firmware components.
  • Hands‑on experience with server, storage, and/or networking equipment (e.g., PCIe/Ethernet Switches).
  • Familiarity with high‑speed interfaces and IP blocks such as PCIe Controllers, DDR Controllers, NVMe, AMBA/AHB interfaces, and on‑chip memory.
  • Experience working in software/firmware build environments (gcc/Make, GitHub) and test automation tools like Python.

Responsibilities

  • Develop and execute test plans for firmware verification using white‑box testing methodologies at the component level (e.g., PCIe, UART, SPI).
  • Review code, identify bugs, and thoroughly test various firmware levels, including PHY, PCIe, and security features.
  • Collaborate with the development team to ensure proper verification of hardware‑software (HW‑SW) interfaces on complex SoCs.
  • Create automated test scripts using Python and manage test environments to ensure efficiency and accuracy in testing.
  • Work with system‑level validation and QA teams to ensure comprehensive testing of the entire product lifecycle.

Skills

C programming
Python programming
White-box testing
Test automation
HW/SW interface testing

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science
Master's degree preferred

Tools

gcc/Make
GitHub

Job description

Astera Labs is seeking a Technical Lead for Verification to drive firmware verification for its SoC and system products. You will design, implement, and automate test plans for high‑speed interfaces, collaborating closely with firmware teams to ensure robust HW‑SW validation.

You will review code, debug issues, and build test environments using Python and C, concentrating on PCIe, Ethernet, and other data‑center interfaces across the product lifecycle.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Firmware Verification Lead - SoC Reliability
Senior Firmware Verification Lead - SoC Reliability

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 200,000
Tech Lead, Verification Engineering – High‑Speed Connectivity
Tech Lead, Verification Engineering – High‑Speed Connectivity

Astera Labs • San Jose (CA)

On-site
USD 176,000 - 195,000
Discretionary bonus
Lead Verification Engineer
Lead Verification Engineer

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 200,000
Discretionary bonus
Benefits package
Lead Verification Engineer New San Jose, California, United States
Lead Verification Engineer New San Jose, California, United States

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 200,000
Technical Lead, Digital Design & SoC Bring‑Up
Technical Lead, Digital Design & SoC Bring‑Up

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 200,000
Lead ATE Test Engineer for SoC & High-Speed
Lead ATE Test Engineer for SoC & High-Speed

Astera Labs • San Jose (CA)

On-site
USD 150,000 - 210,000
Flexible time off in the US
Parental leave
401K
+2
Technical Lead, High-Speed Digital IC Design
Technical Lead, High-Speed Digital IC Design

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 200,000
Senior Firmware Engineer, SoC & Embedded Systems
Senior Firmware Engineer, SoC & Embedded Systems

Astera Labs • San Jose (CA)

On-site
USD 150,000 - 210,000
Tech Lead Design Engineer - RTL & Silicon Architect
Tech Lead Design Engineer - RTL & Silicon Architect

Astera Labs • San Jose (CA)

On-site
USD 133,000 - 185,000
Firmware Engineer
Firmware Engineer

Astera Labs • San Jose (CA)

On-site
USD 150,000 - 210,000