Technical Director, High-Speed Memory Validation

Rambus

San Jose (CA)

On-site

USD 189,000 - 351,000

Full time

12 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
401(k) matching
Medical benefits
Gym membership

Job summary

Rambus, a premier chip and silicon IP company, seeks a Technical Director Validation Engineer to lead lab validation for memory interface products. The role focuses on automating data collection, developing validation environments, and driving performance verification against specs in a fast-paced lab setting.

Ideal candidates have extensive bench testing experience on high-speed memory I/O, DDR characterization, and hands-on lab automation with Python, collaborating across design teams to

Qualifications

  • Experience in bench testing and characterization of high-speed and/or memory IO devices; DDRx characterization preferred.
  • Proficiency with validation hardware and board design fundamentals.
  • Skilled with high-speed lab equipment (oscilloscopes, BERTs, signal generators).
  • Hands-on lab work and writing software for lab automation (Python).
  • Must be a team player; collaborate with lab engineers and circuit designers.
  • BS or MS in Electrical Engineering; 20+ years of relevant experience.

Responsibilities

  • Lab bring-up and validation of high-speed memory buffer semiconductor products.
  • Develop test methodologies for validating silicon designs against specifications.
  • Develop scripts for automating lab equipment and for analyzing lab data.
  • Lead validation tasks on bench planning, preparation, characterization execution, methodology improvements.
  • Work with silicon design teams to develop experiments, drive data collection, and present results analysis.
  • Provide inputs to FPGA, system, and PCB design requirements.
  • Support Applications Team in understanding and resolving customer issues.

Skills

Bench testing
Memory IO devices
DDR characterization
Validation hardware
Board design fundamentals
Oscilloscopes
BERTs
Signal generators
Python for lab automation
Team collaboration

Education

Bachelor's or Master’s in Electrical Engineering

Tools

Lab automation software
DDR testing fixtures
ATE/Testing equipment

Job description

Rambus, a premier chip and silicon IP company, seeks a Technical Director Validation Engineer to lead lab validation for memory interface products. The role focuses on automating data collection, developing validation environments, and driving performance verification against specs in a fast-paced lab setting.

Ideal candidates have extensive bench testing experience on high-speed memory I/O, DDR characterization, and hands-on lab automation with Python, collaborating across design teams to

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Director of Validation Engineering - High-Speed Memory
Director of Validation Engineering - High-Speed Memory

Rambus.com • San Jose (CA)

On-site
USD 189,000 - 351,000
Director of Memory Interface Validation
Director of Memory Interface Validation

Rambus.com • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
Technical Director Validation
Technical Director Validation

Rambus.com • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus.com • San Jose (CA)

On-site
USD 189,000 - 351,000
Validation Lab Architect: High-Speed Memory & Silicon Tests
Validation Lab Architect: High-Speed Memory & Silicon Tests

Usatech Recruit • United States

On-site
USD 180,000 - 240,000
Senior Memory Validation Engineering Lead
Senior Memory Validation Engineering Lead

Rambus.com • San Jose (CA)

Hybrid
USD 162,000 - 300,000
Competitive compensation package
Equity / stock purchase plan
401(k) with matching
+3
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus • San Jose (CA)

On-site
USD 189,000 - 351,000
Bonus
Equity
401(k) matching
+2
Memory Interface Validation Lead (DDR4/5)
Memory Interface Validation Lead (DDR4/5)

Rambus • San Jose (CA)

On-site
USD 162,000 - 300,000
Base salary
Bonus
Equity
+5
Senior Validation Director - High-Speed Memory Interfaces
Senior Validation Director - High-Speed Memory Interfaces

USA Tech Recruit • Atlanta (GA)

Hybrid
USD 180,000 - 240,000
Hybrid work model
Principal PE Validation Engineer — Memory Interface
Principal PE Validation Engineer — Memory Interface

Rambus.com • San Jose (CA)

Hybrid
USD 141,000 - 262,000
Base salary
Bonus
Equity
+5